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ABSTRACT

XDL Based Hard Macro Generator

Subhrashankha Ghosh
Department of Electrical and Computer Engineering
Master of Science
In a conventional hardware design ﬂow, the compilation process to create the physical circuit on the FPGA takes a long time. HMFlow is a design ﬂow that reduces the
compilation time by using pre-compiled modules called hard macros. HMFlow uses System
Generator to create the designs, which are then converted to hard macros. The hard macro
creation process takes a long time and a possible solution is a hard macro generator called
XdlCoreGen, which is described in this thesis. XdlCoreGen can quickly create fully mapped
and placed hard macros using XDL. XDL is a human readable design format that describes
an FPGA and can be manipulated to conﬁgure the FPGA. XdlCoreGen also provides a
framework to conﬁgure a Xilinx Virtex4 FPGA using XDL. In addition to XdlCoreGen, this
thesis also describes the FPGA conﬁguration methodology using XDL. This thesis also describes a cache based router, where instead of ﬁnding a route, a pre-generated route is used
to route the hard macros generated by XdlCoreGen. This thesis also presents test results
using XdlCoreGen. However, the main focus of this thesis will be the speed of hard macro
generation by XdlCoreGen.
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Chapter 1
Introduction
In a conventional hardware design ﬂow using FPGAs, engineers describe each of
the hardware components in a medium like a Hardware Description Language (HDL) or
in schematics that need to be compiled to create the physical circuit on the FPGA. The
compilation process to generate the physical circuit takes a long time as it includes multiple
steps: synthesis, mapping, placement, and routing. Each of the four steps in the compilation
process takes the original circuit description one step closer to the physical circuit on the
FPGA. In synthesis, the original design description is converted to a design format containing
FPGA elements called primitives, which for Xilinx FPGAs are Slicels, Slicems, IOBs, etc.
After synthesis and during the mapping stage, time is taken to go through the FPGA to
ﬁnd a place for all the primitives. After mapping during the placement stage, each of the
primitives is placed on the FPGA. During the routing stage all the logical connections to
physical connections are made using wires in the FPGA. The completion of these four steps
produce a physical representation of the circuit on the FPGA, but the process takes a long
time. One solution to reduce the time taken by this process is to create designs using hard
macro components, which are pre-compiled hardware blocks that physically represent circuits
on the FPGA.
Using hard macro blocks in a design reduces compilation time. The hard macros in
a design represent the physical circuit on the FPGA, thus no time is spent in synthesis and
mapping. Hard macros also reduce placement and routing time. When a hard macro is
used in a design, all the components in the macro have already been placed relative to each
other. Thus, the placement step needs only place the hard macros and not their internal
components, which reduces the number of components to be placed, thus reducing placement
time. The same applies to routing as well. In a conventional FPGA the routing structure
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is mostly homogenous; therefore, the hard macros can be moved and placed in diﬀerent
locations without the need of being re-routed. With reduction in the time taken by the
synthesis, mapping, placement, and routing stages, the compilation process takes less time,
thus increasing design productivity. The research lab at BYU, which focus on increasing
design productivity, has developed a design ﬂow called HMFlow that uses hard macros to
create designs. XdlCoreGen, the subject of this thesis is intended to ﬁt into the HMFlow.
In HMFlow, designs are represented in the Xilinx Design Language (XDL) format.
XDL is Xilinx’s textual format to represent and conﬁgure Xilinx FPGAs. HMFlow as shown
in Figure 1.1, uses System Generator [1] as the front end to accept user parameters for the
design. System Generator is a GUI based tool that works with Matlab and is designed by
Xilinx to enable users create hardware designs using speciﬁc hardware blocks available in
the Xilinx Speciﬁc blockset as shown in Figure 1.2. System Generator also provides the
GUI with which each of the blocks can be parameterized. The parameters in the form of
an MDL ﬁle is parsed by System Generator, which then creates the design in VHDL and
the hardware is generated by using a conventional design ﬂow. HMFlow parses the same
MDL ﬁle to understand the type of blocks needed by the design, but instead of using a
conventional design ﬂow to create the blocks, HMFlow searches the Hard Macro cache to
ﬁnd the hard macros equivalent to the blocks needed by the design. If HMFlow cannot
ﬁnd the hard macros in the cache, it creates them. All the hard macros in the design are
then stitched (logically interconnected), placed in the FPGA, and routed to create an XDL
representation of the design.
In the HMFlow process, the hard macros need to be created the ﬁrst time they are
found in a design so that they can be placed in the hard macro cache. This hard macro
creation process takes a long time as it has to go through several steps as shown in Figure
1.3. In the ﬁrst part of the hard macro creation process, System Generator is used to create
the blocks in NCD format using the conventional Xilinx ﬂow as shown in Figure 1.3. The
design in NCD format is then converted to XDL format, which is converted to a hard macro.
[1] discusses more details about the hard macro creation process from NCD ﬁles. This hard
macro creation process takes a long time. A solution is discussed in this thesis, which is a

2

Design
Parser &
Mapper

.mdl

XDL
Hard
Macro
Placer

Design
Stitcher

XDL
Router

.xdl

COMPLETELY
PLACED &
ROUTED XDL

INPUT DESIGNS
XILINX PAR EQUIVALENT

Generic
HMG

HM
Cache

HARD MACRO SOURCES

Figure 1.1: HMFlow process

Gateway In4
System
Generator

In
Gateway In

In

up

Gateway In1

In

load
din

±±

Gateway Out

a

rst
Gateway In2

a+b

In

Counter

Gateway In3

Out

b

en

AddSub
Gateway In5

In

In

Figure 1.2: A system generator design

hard macro generator called XdlCoreGen which can bypass Xilinx’s compilation process and
HMFlow’s hard macro creation process to create hard macros more quickly.
XdlCoreGen, which is the hard macro generator discussed in this thesis, takes the
parameters parsed from the MDL ﬁles as input and creates the corresponding logic blocks
for a Virtex4 device in XDL quickly using several JAVA classes. The tool also places the
primitives of the hard macro and partially, or in most cases, fully routes the hard macro
using a cache based routing approach discussed later in this thesis.
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Figure 1.3: HMFlow hard macro creation process

The main contributions of this thesis are:
• This thesis describes a hard macro generator that can quickly create an XDL based
physical representation of a hardware module that is fully mapped and placed.
• A hard macro generator that can partially, or in most cases, fully route the hard
macros quickly using a cache based routing approach, where instead of ﬁnding a route,
a pre-generated route from a cache is used.
• A hard macro generator that can accept most of the System Generator parameters for
blocks to make it more user friendly.
• A framework to conﬁgure primitives in XDL to create logic blocks.
The main focus of this thesis is to answer the question whether a tool like XdlCoreGen
can speedup the process of hard macro generation as compared to using a conventional tool
like System Generator.
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Chapter 2
Background
This chapter provides the required background related to the structure of FPGAs,
the XDL format, and a tool called RapidSmith, which was built for HMFlow to manipulate
XDL ﬁles.
2.1

FPGA Structure
A typical Xilinx FPGA as shown in Figure 2.1, consists of blocks called Tiles, Wires

to interconnect the Tiles, and Programmable Interconnect Points (PIP) to program certain
Wire connections.
Tiles are blocks in the FPGA that may contain primitives to provide logic functionality or act as routing resources like a switch box to help in connecting diﬀerent Tiles.
In Xilinx, Tiles that provide logic functionality are known as Combinational Logic Blocks
(CLB) [2]. Tiles may also contain some ﬁxed function units like memories. A Tile also has
a unique row and a column number indicating where it belongs in the FPGA.
As shown in Figure 2.1, each CLB contains Slicel and Slicem primitives that provide
the necessary logic functionality [3]. In a Virtex4, a Slicel primitive contains two 4-input
function generator or Look-Up Tables (LUTs). They also have a carry chain that connects
multiple Slicels together along a column. A Slicem type primitive is very similar to a Slicel,
except the LUTs can be conﬁgured as memory or as shift registers. The Slicem primitive
also contains a shift chain that connect the two Slicems in a CLB.
FPGAs contain Wires to interconnect the Tiles. Some Wire connections are ﬁxed,
while some of them can be programmed using PIPs.
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A PIP is a connection between two Wires. In Figure 2.1, PIP1 is programmed to
connect Wire “w1” to Wire “w2” and PIP3 is programmed to connect Wire “w3” to Wire
“w4” to create a complete connection between Tile 2 and Tile 6.

TILE 1
w2

TILE 2

Slicel

PIP1
w1

Slicel
Slicem
Shift Chain

Slicem
Switch Box

TILE 3

CLB

TILE 4

Slicel

PIP2
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Slicem
Shift Chain

Slicem
Switch Box

TILE 5
w3

CLB

TILE 6

Slicel

PIP3
w4

Slicel
Slicem
Shift Chain

Slicem
Switch Box

CLB
Carry Chains

Figure 2.1: FPGA structure

2.2

Xilinx Design Language (XDL)
Xilinx Design Language (XDL) is the textual representation of designs on Xilinx

FPGAs and an alternative to Xilinx’s native netlist format called NCD, which is not human
readable. An XDL ﬁle represents a design using 4 diﬀerent statements: the Design statement,
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the Module statement, the Instance statement, and the Net statement as shown in Figure
2.2. The following subsections describes each of the four statements in detail.

# =======================================================
# The syntax for the design statement is:
# design <design_name> <part> <ncd version>;
# or
# design <design_name> <device> <package> <speed> <ncd_version>
# =======================================================
design "adder4bit" xc4vsx35ff668-10 v3.2 ,
DESIGN
cfg "
_DESIGN_PROP::PK_NGMTIMESTAMP:1294258207
_DESIGN_PROP::PIN_INFO:Gateway_In(3):/adder4bit/PACKED/adder4bit/Gateway_In(3)/Gateway_In(3)/
PAD:INPUT:3:Gateway_In(3\:0)
_DESIGN_PROP::PIN_INFO:Gateway_In(2):/adder4bit/PACKED/adder4bit/Gateway_In(2)/Gateway_In(2)/
PAD:INPUT:2:Gateway_In(3\:0)
_DESIGN_PROP::PIN_INFO:Gateway_In(1):/adder4bit/PACKED/adder4bit/Gateway_In(1)/Gateway_In(1)/
PAD:INPUT:1:Gateway_In(3\:0) … "
# =======================================================
MODULE
# The syntax for modules is:
# module <name> <inst_name> ;
# port <name> <inst_name> <inst_pin> ;
# instance ... ;
# net ... ;
# endmodule <name> ;
# =======================================================
# =======================================================
# MODULE of "adder_5_bits_56"
# =======================================================
module "adder_5_bits_56" "adder_3" , cfg "";
port "GLOBAL_LOGIC0_inport_BX" "adder_1" "BX";
port "addsub1i_0_inport" "adder_1" "F3";
port "addsub1i_1_inport" "adder_1" "G3";
INSTANCE
…
inst "adder_1" "SLICEL",placed CLB_X1Y37 SLICE_X1Y74 ,
cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::F3
CY0G::G3 CYINIT::BX DXMUX::#OFF DYMUX::#OFF F:LutEquation_3:#LUT:D=(A4@A3)
F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::FXOR FXUSED::#OFF
G:LutEquation_2:#LUT:D=(A4@A3) GYMUX::GXOR REVUSED::#OFF SRINV::#OFF
SYNC_ATTR::#OFF XBUSED::#OFF XMUXUSED::0 XUSED::#OFF YBUSED::#OFF
YMUXUSED::0 YUSED::#OFF CYMUXF:CarryChain_CYMUXF_2:
CYMUXG:CarryChain_CYMUXG_3: XORF:CarryChain_XORF_2:
XORG:CarryChain_XORG_3: "
;
…
net "carryChain_net_3" ,
NET
inpin "adder_3" CIN ,
outpin "adder_2" COUT ,
pip CLB_X1Y37 COUT3 -> COUT_N3 ,
;
…
endmodule "adder_5_bits_56" ;

Figure 2.2: Abbreviated version of an XDL ﬁle

7

2.2.1

Design Statement
A Design statement in an XDL ﬁle represents a design and starts with the keyword

“design”. The Design statement contains the design name and the name of the FPGA part
for which the design is targeted. Figure 2.2 shows an abbreviated XDL ﬁle with a design
with the name “adder4bit” targeted for the FPGA part “xc4vsx35ﬀ668-10”. The design
statement also contains instances of primitives represented by the instance statement that
are conﬁgured to provide logical functionality. It also contains nets to logically interconnect
the instanced primitives together. To maintain hierarchy, a design may have one or many
module statements that have instances of primitives and Nets within them. If a design has
Modules then the Nets in the design also interconnect the Modules.
2.2.2

Instance Statement
In the XDL ﬁle the Instance statement starts with the keyword “inst” and it instances

a FPGA primitive. The instance statement contains a ﬁeld for the instance name, which
has to be unique in a design. The instance statement also contains a ﬁeld for the primitive
type, which can be a Slicel, Slicem, DSP48, or RAMB16. Figure 2.2 shows an instance with
the name “adder1” of primitive type Slicel.
The instance statement also contains a conﬁguration string, which starts with the
keyword “cfg” to describe the primitive. The conﬁguration string contains several attribute
strings with the format “attribute name:logical name:value” and each of these attributes
conﬁgures a part of the primitive. The attribute name represents a part of the primitive
that is being conﬁgured and generally it is the name of a physical gate in the primitive.
The logical name is mostly left unused by Xilinx. However, cases where the logical name
is needed will be discussed later in this thesis. From Figure 2.2, the instanced primitive’s
conﬁguration string contains an attribute string “DXMUX::#OFF”, which indicates that the
“DXMUX” attribute representing DXMUX gate is switched oﬀ and the logical name is left
blank. Primitives are conﬁgured with the help of diﬀerent attribute strings, which together
form the primitive conﬁguration string. In this way, logic blocks of diﬀerent types like adders
and counters can be made out of instanced primitives with each of them conﬁgured using
diﬀerent conﬁguration strings.
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The instance statement also contains a ﬁeld for the placement information if the
primitive is placed in one of the Tiles that can contain that primitive type. In Figure 2.2,
the primitive is placed in location (primitive site) “SLICE X1Y74” and that represents the
ﬁrst Slicel from the left of the FPGA and 74th Slicel from the bottom of the FPGA. In the
same Figure, the same location is also represented in terms of a Tile location “CLB X1Y37”,
which indicates that the Tile is a CLB and the ﬁrst one from the left of the FPGA and 37th
from the bottom of the FPGA.
2.2.3

Net Statement
In the XDL ﬁle a Net starts with the keyword “net” and it represents an intercon-

nection between FPGA primitives. The Net may provide information about the physical
resources that are needed to connect those primitives or it might only represent an unrouted
logical connection. It has a ﬁeld for the Net name and the names have to be unique in a
design. Every Net needs a source Pin, which represents the start of the connection, and one
or more sink Pins, which represents the end points of the connection. In Figure 2.2, Net
“carryChain net3” contains a source Pin called COUT and a sink Pin called CIN.
A Pin has three ﬁelds: the type of the Pin, the instance name, and a Pin name.
The Pin type states whether it is an outpin or an inpin. The instance name indicates the
instanced primitive where the Pin resides and the Pin name is the name of the Pin. Figure
2.2 shows an outpin by the name of COUT residing in instance “adder 3”.
If the Net is routed then it also contains PIPs. PIPs represent routing resources that
are needed to connect the source Pin to the sink Pin using wires. A PIP contains a tile
location, an input Wire that enters the PIP, and an output Wire that leaves the PIP to get
to the next PIP in the Net. As shown in Figure 2.2, the Net contains a PIP connecting Wire
COUT3 to COUT N3 in Tile CLB X1Y37.
2.2.4

Module Statement
A Module statement starts with the keyword “module” and provides hierarchy in a

design. A module may contain several primitives and nets. A module also has input and
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output Ports for external connection with other Modules or primitives in the Design. Figure
2.2 shows a Module with the name “adder 5 bits 56”.
2.3

RapidSmith
RapidSmith is a JAVA based API built to manipulate XDL ﬁles and is used by

HMFlow and XdlCoreGen. RapidSmith has the capability to load and parse FPGA part
information, using which it can then allow researchers to import XDL or NCD ﬁles for
manipulation, placement, and routing. XdlCoreGen is built on top of RapidSmith. More
information about RapidSmith can be found at [4].
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Chapter 3
Related Work
Work related to generation of hardware modules has been done before, but they are
signiﬁcantly diﬀerent from XdlCoreGen. This chapter will describe the related works and
how they are diﬀerent from XdlCoreGen.
A tool called Bus Macro Generator was developed at Munich University of Technology
and Unversity of Karlsruhe, which uses XDL as the language to design Bus macros [5]. The
Bus Macro Generator creates communication buses in XDL, which are used to communicate
between reconﬁgurable and static parts of a FPGA. The biggest diﬀerence is that a Bus
Macro Generator only creates communication buses, but XdlCoreGen provides researchers
with a framework to conﬁgure FPGA primitives and interconnect them using XDL to create
diﬀerent types of logical circuits. XdlCoreGen also provides module generators that uses the
XdlCoreGen provided primitive conﬁguration framework to build parameterizable logical
circuits that can be used to build a bigger conventional design.
BYU previously developed a JAVA based module generator called JHDL [6]. It allows
the user to design circuits on FPGAs using JAVA as a hardware description language. It
is similar to XdlCoreGen as it creates circuits using JAVA. Researchers can use JHDL to
create hardware circuits on the FPGA without any prior knowledge of hardware description
languages like VHDL and Verilog. Similar to XdlCoreGen, JHDL also generates hardware
modules like adders, accumulators, and array multipliers. Although, JHDL is similar to
XdlCoreGen, the output format is diﬀerent. JHDL outputs a netlist that needs to be compiled to generate the physical circuit. XdlCoreGen produces a ﬁle that contains the physical
description of the circuit on the FPGA. To create the physical description of the circuit on
the FPGA, XdlCoreGen uses Xilinx Design Language (XDL) that can be used to manipulate
Xilinx based FPGAs. JHDL was built to help researchers that had no prior knowledge of
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hardware design and hardware description languages, by providing a tool based on a language like JAVA that more researchers are aware of. XdlCoreGen was built to quickly create
the physical description of a circuit.
Another hardware module generator called Eudoxus was developed by University
of Patras and Computer Technology Institute at Greece [7]. This tool is diﬀerent from
XdlCoreGen as it can only generate arithmetic modules. This tool also outputs VHDL,
which needs to go through synthesis, map, place, and route compilation steps, which the
XdlCoreGen tool does not need to go through.
A tool creating state machine hardware modules was developed by Concordia University [8]. The tool crates the state machine modules like XdlCoreGen. The tool outputs a
VHDL ﬁle that needs additional compilation, which is not required for XdlCoreGen.

12

Chapter 4
XdlCoreGen Overview
XdlCoreGen creates hard macros by conﬁguring, connecting, placing, and routing
primitives using XDL and JAVA classes. The JAVA classes together form the XdlCoreGen
JAVA package and are built on RapidSmith. This chapter discusses the hard macro creation
process and how each of the classes in XdlCoreGen package performs a part of that process.
4.1

Hard Macro Creation Process
The hard macro generation is a two part process that consist of creating the conﬁgured

primitives and using those conﬁgured primitives to build hard macros. In the ﬁrst part of
the process, instanced FPGA primitives like Slicel or a Slicem are conﬁgured by switching
on or oﬀ diﬀerent attributes in the conﬁguration string. In the next part of the process,
previously conﬁgured and instanced FPGA primitives are added together to create a hard
macro like an adder or a multiplier. To better understand the process, a brief overview of
creation of a simple 4 bit adder is discussed in the next paragraph.
The addition process is shown in Figure 4.1. From the ﬁgure, a 4 bit adder needs
4 input signals each for input A, input B, and the output. Since a Virtx4 Slicel primitive
has 8 inputs and 2 outputs, two primitives are needed. Each of the Slicel’s LUTs will be
conﬁgured to XOR inputs A and B. Attributes “XORG” and “XORF” will be turned on
to XOR the LUT result with the carry in (CIN) from the carry chain to create each of the
output bits. After conﬁguration, the two slices are placed along the carry chain and are
logically connected using Nets. In this adder the CIN pin from the second slice needs to be
logically connected to the carry out (COUT) pin from the ﬁrst slice. Each of the LUT input
pins and used slice output pins need to be logically connected to individual Nets, such that
HMFlow can later add an outpin to each of the input Nets to drive the hard macro input
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Pins or an inpin to each of the output Nets to be driven by the hard macro output Pins.
Since XdlCoreGen conﬁgures instanced primitives and adds them to a Module, Ports are
added so that the Module can be connected to other primitives or Modules in a design. The
logical interconnections are then routed to provide physical connections using FPGA wires.
After these steps, the macro provides the functionality of a 4 bit adder.

Carry
1010
A:
1011
B:
1010
--------------------------Output:
0101
---------------------------Slicel 0: Output bit 0 = A[0] (XOR) B[0] (XOR) 0
Slicel 1: Output bit 1 = A[1] (XOR) B[1] (XOR) Previous Carry
Slicel 2: Output bit 2 = A[2] (XOR) B[2] (XOR) Previous Carry
Slicel 3: Output bit 3 = A[3] (XOR) B[3] (XOR) Previous Carry

Figure 4.1: The addition process

4.2

XdlCoreGen JAVA Class Hierarchy
This section describes how the diﬀerent the JAVA classes in XdlCoreGen package

creates the 4 bit adder described in the previous section.
From the above 4 bit adder example there is a need to have Java classes that conﬁgure
primitives like a Slicel or a Slicem by conﬁguring their attribute strings. XdlCoreGen package
has Slicel and Slicem classes that provides the conﬁguration functionality.
There is also a need to have a class that can use the primitive conﬁguration functions
from Slicel and Slicem classes to conﬁgure primitives as building blocks for later use. This
class in XdlCoreGen is called Logic.
Another class is required that can provide the functionality to interconnect the conﬁgured slices and place the slices in the FPGA. This class in XdlCoreGen package is called
HardMacro.
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With the above set of classes, the primitives can be conﬁgured and can be connected.
Finally, there are module generator classes that will use the conﬁgured primitives from Logic
class and use the HardMacro class functions to connect them and create the hard macros.
Each type of hard macro has a module generator class and they are mentioned below.
• Class AddSub to create adders, subtractors, and addsub blocks using Slicel primitives
• Class AccumCount to create accumulators and Counters using Slicel primitives
• Class Multiplier to create array multipliers using Slicel primitives
• Class Delay to create delay registers using Slicem primitives
• Class Logical to create AND, OR, NAND, NOR, and XOR gates using Slicel primitives
• Class State Machine to create State Machines using Slicel primitives
The module generator classes create an unrouted design, which will be routed by the
Router class. The class hierarchy is shown in Figure 4.2.

Slicel

AddSub

Slicem

AccumCount
(Accumulators & Counters)

Router

Logic
Delay
Hard
Macro

Multiplier
Logical
State Machine

Low Level
Primitive
Configuration
Functions

Configured
Primitives

Hard Macros Using Configured Primitives
(Primitives Placed & Interconnected with Logical Nets)

Routed
Hard
Macros

Figure 4.2: XdlCoreGen JAVA package class hierarchy
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Chapter 5
Configuring Primitives
This chapter describes the primitive conﬁguration process and classes Slicel and
Slicem that add primitive conﬁguration functionality to XdlCoreGen. This chapter also describes the Logic class, which uses conﬁguration functions to conﬁgure primitives and store
them as basic building blocks for module generator classes to use to create hard macros.
5.1

Primitive Configuration
A primitive is conﬁgured by modifying attribute strings. From Figure 5.1 one of the

slice attribute strings is “BXINV::#OFF”, which indicates that the physical gate “‘BXINV”
in the slice is turned oﬀ. To turn it on, the value can be set to either “BX” or “BXINV”.
The two values for “BXINV”can be found from Figure 5.2.

cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::F3 CY0G::G3
CYINIT::BX DXMUX::#OFF DYMUX::#OFF F:LutEquation_3:#LUT:D=(A4@A3) F5USED::#OFF FFX::#OFF
FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
FXMUX::FXOR FXUSED::#OFF G:LutEquation_2:#LUT:D=(A4@A3) GYMUX::GXOR REVUSED::#OFF
SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF XMUXUSED::0 XUSED::#OFF YBUSED::#OFF
YMUXUSED::0 YUSED::#OFF CYMUXF:CarryChain_CYMUXF_2: CYMUXG:CarryChain_CYMUXG_3:
XORF:CarryChain_XORF_2: XORG:CarryChain_XORG_3: ";

Figure 5.1: Slicel primitive conﬁguration string

5.2

Slicel Class
This class extends the Instance class from RapidSmith and adds attribute conﬁg-

uration functions for a Slicel type primitive. It also adds a Hash Map containing all the
Slicel attributes and their values. Figure 5.2 shows a Slicel where the conﬁgurable attributes
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are labeled with a “-” (dash) in front of them. The following subsections will discuss the
conﬁguration functions in detail.
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Figure 5.2: Slicel primitive
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XQ

-FFX_INIT_ATTR
-FFX_SR_ATTR

5.2.1

Getting Attribute Value
The function getAttribute() accepts the name of an attribute like “BX” and searches

the attribute hash map for that attribute and returns the value stored. In this case the value
might be “#OFF”, “BX”, or “BX INV”.
5.2.2

Configuring Look-Up Tables
In a Slicel, a Look-Up Table (LUT) is a 4 input function generator and can be con-

ﬁgured with a logic equation as shown in Figure 5.3. Each Slicel has two LUTs and they
are called LUTF and LUTG. These LUTs can be conﬁgured in XdlCoreGen using functions
configureLUTG() and configureLUTF(). In function configureLUTG(), the value of an attribute “G” representing LUTG is set to “#LUT:D=(equation)”, with the equation being
the parameter to the function. An example of an equation can be “A4+A3” representing a
two input OR gate with A4 and A3 being the two inputs, in which case the attribute will
be conﬁgured as “G::#LUT:D=(A4+A3)”. In a similar way, the “F” attribute represents
LUTF and can be conﬁgured using configureLUTF() function.

A4
A3

D
(A4 + A3)

A2
A1
-G

Figure 5.3: Slicel LUTG

For most of the attributes the attribute logical name is not used by Xilinx; therefore,
the logical name is not conﬁgured. However, for some LUT attributes the logical name is
used by Xilinx to create hierarchy in a design. When a Slicel is attached to other slices,
the logical name has to be unique in the hard macro. This function only conﬁgures the
logical name to “LutEquation ”; therefore, after conﬁguration the attribute string will contain “G:LutEquation :#LUT:D=(A4+A3)”. A number to the logical name will be attached
when adding this slice to other primitives during hard macro creation such that all logical
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names are unique in the macro. After a number is appended to, the attribute string will
contain something like “G:LutEquation 3:#LUT:D=(A4+A3)”.
5.2.3

Configuring the Carry Chain
The function configureCarryChain() conﬁgures the carry chain in a slice. The carry

chain in a slice starts with the CIN pin and ends with the COUT pin. The carry chain consists
of attributes “CYINIT”, “CY0F”, “CY0G” and “COUTUSED”. These attributes are shown
in Figure 5.2. The carry chain also includes attributes “CYMUXF” and “CYMUXG”, but
they cannot be conﬁgured.
The “CYINIT” attribute indicates whether the carry chain starts with this slice.
Depending on the parameters passed, “CYINIT” can have the value “BX” or “CIN”. It will
be “BX” when the slice is the ﬁrst slice in the carry chain and the ﬁrst carry in is going
to be from the BX Pin. If this slice is not the starting slice, “CYINIT” value will contain
“CIN”, which indicates that the carry in will be the carry out from the last slice.
If this Slicel is the end Slicel of the carry chain then attribute “COUTUSED” is
switched oﬀ by setting its value to “#OFF”, else it is turned on by setting its value to “0”
so that the carry chain continues into the next slice.
The attributes “CY0F” and “CY0G” are conﬁgured to select one of the 5 inputs that
should enter the carry chain as shown in Figure 5.2.
Figure 5.4 shows a carry chain conﬁgured to accept carry in from the BX pin, G3
as the input to “CY0F”, and F3 as the input to “CY0G”. The carry chain shown in the
Figure also has attribute “COUTUSED” switched on so that the carry chain’s carry out can
propagate to other slices.
5.2.4

Configuring XORF and XORG
The function configureXORF() conﬁgures attribute “XORF”. When this attribute is

switched on, the value is set to “ ” or blank and the logical name is set to “XORF ”. The
logical name is used by Xilinx to create hierarchy in the design and this name has to be
unique in a hard macro. Initially this value will be “XORF ”, but later when the primitive
is instanced and connected to other primitives, this logical name will contain a number like
20

COUT

“COUTUSED::0” (ON)
CYMUXG

“CY0G::G3”
G2
PROD
G3
1
0

CYMUXF

“CY0F::F3”
F2
PROD
F3
1
0

“CYINIT::BX”
“BXINV::BX”
BX

BX
CIN

BX_B

Figure 5.4: Conﬁgured carry chain with BXINV gate

“XORF 6” to distinguish it from other “XORF” attributes. This function also conﬁgures
attribute “FXMUX” with its value set to “FXOR”, such that it will pass on the value from
the “XORF” gate. This is done because the only path “XORF” gate’s output can take is
through “FXMUX” as shown in Figure 5.5. Similarly configureXORG() function conﬁgures
the “XORG” and “GYMUX” attributes.
5.2.5

Configuring Register Slice Outputs
A Slicel in a hard macro can have a latency of 1 using the registers available in

the Slicel. Registers are added to the outputs using the function configureFFX(), which
conﬁgures attributes “FFX”, “FFX INIT ATTR”, “FFX SR ATTR”, and “DXMUX” as
shown in Figure 5.6. Depending on the parameters supplied, the “FF” attribute is conﬁgured
with value “LATCH” representing a latch or “FF” representing a ﬂip ﬂop. This function will
also conﬁgure attribute “FFX INIT ATTR” which determines the register’s initial value.
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-F6MUX
1

-GYMUX::GXOR

0
FX
GXOR

-XORG:XORG_3:
Figure 5.5: XORG gate output leaving through GYMUX

The value of “FFX INIT” can either be “INIT0” for an initial value of 0 or “INIT1” for
an initial value of 1. This function also conﬁgures the “FFX SR ATTR” attribute which
determines the ﬂip ﬂop’s reset value. The value for the attribute can either be “SRHIGH”
representing a reset value of 1 or “SRLOW” representing a reset value of 0. This function also
conﬁgures attribute “DXMUX”, which selects one of the four inputs to enter the register. The
options for the inputs are “XB”, “XMUX”, “X”, and “BX”. There is a similar function called
configureFFY() with the same parameters, but it conﬁgures “FFY”, “FFY INIT ATTR”,
“FFY SR ATTR”, and “DYMUX”.

-FFX::FF
XB
XMUX

D
CE
CLK

X
BX

FF
LATCH

INIT1
INIT0
SRHIGH
SRLOW

-DXMUX::XMUX

SR

XQ

-FFX_INIT_ATTR::INIT0
-FFX_SR_ATTR::SRLOW

REV

Figure 5.6: FFX and DXMUX attributes
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5.2.6

Configuring Slice Outputs
A Slicel has 10 diﬀerent outputs that can be conﬁgured. YQ and XQ pins are outputs

from the register and are conﬁgured by the configureFFX() or configureFFY() functions.
The other 8 outputs need to be additionally conﬁgured if needed. The function to do the
conﬁguration is called configureSliceOutput(). Table5.1 shows the attribute to set depending
on the output pin name. To switch on an output, the conﬁguration value is set to ”0”.

Table 5.1: Slicel outpins and their attributes

Output Pin Name
YB
FX
YMUX
Y
XB
F5
XMUX
X

5.2.7

Attribute Configured
YBUSED
FXUSED
YMUXUSED
YUSED
XBUSED
F5USED
XMUXUSED
XUSED

Configuring Clocks, Chip Enable, and Set Reset
The function configureClkCeReset() conﬁgures the “CLKINV”,“SRINV”, and “CEINV”

attributes. Depending on the parameters supplied, the clock can be high enabled by setting “CLKINV” value to “CLK” or low enabled by setting the value to “CLK B”. Similarly
this function also conﬁgures attribute “SRINV”, representing the set reset enable (SR) and
attribute “CEINV” representing the chip enable (CE).
5.2.8

Other Configuration Functions
This class also contains a host of other simpler conﬁguration functions. These function

names, the attributes they conﬁgure, and the attribute values are mentioned in Table 5.2.
When the attribute is switched oﬀ, the attribute value is “#OFF”.
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Table 5.2: Slicel primitive conﬁguration functions

Function Name
conﬁgureXMUXUSED()
conﬁgureYMUXUSED()
conﬁgureXBout()
conﬁgureYBout()
conﬁgureGYMUX()
conﬁgureFXMUX()
conﬁgureBX()
conﬁgureBY()
initializeFFX()
initializeFFX()
initializeSRFFX()
initializeSRFFX()

5.2.9

Attribute
XMUXUSED
YMUXUSED
XBUSED
YBUSED
GYMUX
FXMUX
BX
BY
FFX INIT
FFY INIT
FFX SR
FFY SR

Values (ON State)
0
0
0
0
GXOR, FX
FXOR, F5
BX, BX B (inverse of the BX input)
BY, BY B (inverse of the BY input)
“INIT1” or “INIT0”
“INIT1” or “INIT0”
“SRHIGH” or “SRLOW”
“SRHIGH” or “SRLOW”

Clone
This function creates a new Slicel. The attributes of the Slicel to be cloned are set as

the attributes of the new Slicel created. The new Slicel created are returned.
5.3

Slicem Class
A Slicem type primitive is shown Figure 5.7 and can be conﬁgured by the Slicem class.

The Slicem class is similar to the Slicel class and extends the RapidSmith Instance class.
This class adds conﬁguration functions for a Slicem type primitive. Many conﬁguration
functions are similar to the Slicel class. The functions that are diﬀerent are explained in the
subsections below.
5.3.1

Configuring Slicem LUTs
A Slicem primitive also has Look-Up Tables like a Slicel primitive, but in a Slicem

they can be conﬁgured as a 4 input function generator, a Random Access Memory (RAM), or
as a Read Only Memory (ROM). To conﬁgure the LUTs there are 2 functions available and
they are called configureLUTG() and configureLUTF(). When the “G” or the “F” attribute
is turned on, the value is set to “LUT EQ” to conﬁgure it as a function generator, “RAM”
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Figure 5.7: Slicem primitive

to conﬁgure it as a RAM, or “ROM” to conﬁgure it as a ROM. Conﬁguring the attribute as
a function generator is similar to the Slicel LUT conﬁguration.
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When the Slicem is conﬁgured as memory, it has additional attributes called “G ATTR”
and “F ATTR” that can be used. If “G” is conﬁgured as RAM or ROM, then ”G ATTR”
can be ”DUAL PORT” for a dual ported memory or a ”SHIFT REG” for a shift register.
Figure 5.8 shows a Slicem LUT conﬁgured as a shift register. The address to the LUT
decides which memory cell’s data will leave the LUT. If the address is set to “0x1111”, the
data from the last memory location will leave the LUT. Since each LUT has 16 memory
locations, if the data leaves from the last cell, the LUT provides latency of 16.

DUAL_PORT
SHIFT_REG
A4
LUT
-G:shift_1: RAM:D=0x0000
A3
RAM
A2
-G_ATTR::SHIFT_REG
ROM
A1
D
WG4
WG3
WG2
MC15
WG1
WS
DI
(Write
(Data in)
Enable)

G4
G3
G2
G1

Figure 5.8: Slicem LUT conﬁgured as a shift register

If the LUT is conﬁgured as a dual ported memory, then attributes ”WG1USED”,
”WG2USED”, ”WG3USED”, and ”WG4USED” are turned on by setting their value to ”0”.
”F ATTR” is similar but works for the ”F” attribute.
5.3.2

Configuring Write Enables
The function configureWSGEN() conﬁgures the write enables to the LUTs. If at-

tribute “F” or “G” is conﬁgured as a shift register, write enable is connected to the set reset
enable; therefore, whenever the “SR” (Set Reset) attribute is in set mode, write enable is on
and data can be written to LUTG or LUTF. Figure 5.9 shows a Slicem conﬁgured as a shift
register with “WSGEN” conﬁgured to get write enable from the set reset pin.
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If the “F” attribute is conﬁgured as a memory then “WSF” will get the write enable
from pin SLICEWE1 if the “G” attribute is conﬁgured as a memory, then pin BX will be
the write enable.
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Figure 5.9: Slicem conﬁgured as a shift register
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5.3.3

Configuring LUT Data Input
The data can enter the LUTF and LUTG through one of the 3 diﬀerent inputs and can

be conﬁgured by conﬁguring “DIF MUX” and “DIG MUX” attributes. There are 2 conﬁguration functions available and they are called configureGDataIn() and configureFDataIn().
The value parameter for “DIG MUX” has three input options and they are “SHIFTIN”,
“BX” and “ALTDIG”. Similarly for “DIF MUX” attribute, the value parameter also has
three options and they are “SHIFTIN”, “BY” and “ALTDIF”. These attributes can be seen
in Figure 5.7.
5.3.4

Configuring Shift Chain
Slicem has a shift chain that connects the two Slicem’s in each CLB such that 4 LUTs

from two Slicems can be connected to create a 64 bit shift register. However, since the shift
chain does not connect Slicems across CLBs, for shift registers above 64 bits, a path needs
to be created for the shift out of the second Slicem of the CLB to enter the shift in of the
ﬁrst Slicem of the next CLB.
To create the path as shown in Figure 5.10, the ﬁrst slice in CLBs has to get its data
from the BY pin, but the 2nd slice in the same CLB will get its data from the SHIFTIN
pin. The shift in to the slice is conﬁgured by configureSHIFTIN() function. This function, if
needed, turns on the “SHIFTIN” attribute by setting its value to “0”. Similarly, to complete
the path, the 1st slice’s shift out comes out of the SHIFTOUT pin and is conﬁgured by
configureSHIFTOUT() function, but the second slice’s shift out comes out of one of the
slice’s output pins conﬁgured by the configureSliceOutput() function.
5.3.5

Configuring Slicem Outputs
A Slicem has more outputs than a Slicel. The conﬁguration function is called config-

ureSliceOutput() and is similar to the Slicel function, except it has more output pin options:
BYOUT, and BYINVOUT.
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Slicem 1
SHIFTOUT

CLB 1
SHIFTIN
Slicem 2
XB

BY
Slicem 1
SHIFTOUT

CLB 2
SHIFTIN
Slicem 2

Figure 5.10: The extra path created to connect the shift chains across CLBs

5.3.6

Other Slicem Configuration Functions
This class has couple of other simpler conﬁguration functions that turn on or oﬀ

diﬀerent slice attributes. These functions have a single parameter called “state” indicating
on or oﬀ.

Table 5.3: Slicem primitive conﬁguration functions

Function Name
conﬁgureF6MUX
conﬁgureF5MUX
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Attribute
F6MUX
F5MUX

5.3.7

Clone
This function creates a new Slicem. The attributes of the Slicem to be cloned is set

as the attributes of the new Slicem created. The new Slicem created is returned.
5.4

The Logic Class
In the Logic class the conﬁguration functions from Slicel and Slicem classes are used to

conﬁgure primitives, which are stored for later use by the module generator classes to create
hard macros. When these conﬁgured primitives are needed during hard macro creation, they
are cloned and returned to the module generator class.
Instead of including these low level primitive conﬁguration tasks in module generator
classes, they are done in the Logic class to maintain hierarchy. Users can build more hard
macros using these building blocks and it also makes module generator code easy to maintain.
Each of the module generator classes will need conﬁgured slices from the Logic class.
The Adder conﬁgured slice is described in the following subsection. Other conﬁgured slices
will be discussed in chapters dealing with those modules.
5.4.1

Adder Configured Slices
Several conﬁgured Slicel type primitives are needed to build an adder hard macro.

To start conﬁguration, the Logic class starts with an empty Slicel with all attributes turned
oﬀ and uses Slicel conﬁguration functions to create an adder conﬁgured slice. In an adder
conﬁgured slice, the LUTs are conﬁgured with the equation ”a4@a3” to XOR input A and
input B. ”XORF” and ”XORG” attributes are turned on to XOR the LUT outputs with
the carry in from the carry chain to produce the outputs. The ”FXMUX” and ”GYMUX”
attributes get conﬁgured by configureXORF() and configureXORG() functions to accept
values from ”XORF” and ”XORG”. The output goes out of the YMUX and the XMUX
pin. The carry chain is conﬁgured such that “CY0F” accepts its input from F3 and “CY0G”
accepts its input from G3. These conﬁgurations are shown in Figure 5.2. The carry chain
conﬁguration varies depending on which of the six types of conﬁgurations is needed.
There are 6 diﬀerent kinds of slices that are required to make an adder of any bit
width and they are described in the following subsections.
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The Starting Slice
The adder starts with the slice that has the carry chain conﬁgured to accept carry in
from the BX pin indicating the start of the carry chain. This slice has both LUTs conﬁgured
for computation. This slice is called configuredFirstAddfull.
The Ending Slice
The adder ends with the slice that has attribute “COUTUSED” switched oﬀ indicating the end of the carry chain. This slice has both the LUTs conﬁgured if the number
of adder bits n is even, else it will use only LUTF. The end slice with both LUTs conﬁgured is called configuredEndAddfull and the end slice with only LUTF conﬁgured is called
configuredEndAddhalf.
The Mid Slice
The middle portion of the adder is made up of a slice that has its carry chain conﬁgured to accept carry in from the previous slice and conﬁgured to send its carry out to
the next slice. Both LUTs will be conﬁgured in this slice. For an n bit adder, this slice will
be replicated ⌈(n − 4)/2⌉ times to form the middle portion of the adder. This slice is called
configuredMidAddfull and is shown in Figure 5.11.
Other Slices Needed
Other types of slices are needed for adders that are 2 bits or smaller in size. If for
an n-bit adder, n is 2 bits wide, a slice is needed similar to the ﬁrst slice with carry chain
starting in the slice, but this slice will also have the carry chain end in this slice. This slice
is called configuredFirstEndAddfull.
If the adder is 1 bit wide, then a slice conﬁguration is needed where the carry chain
will start and only LUTF will be conﬁgured. The carry chain will end in this slice as well.
This slice is called configuredFirstAddhalf.
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Figure 5.11: Slicel conﬁgured as an adder mid slice

5.4.2

Shift Register Configured Slices
Several conﬁgured Slicem type primitives are needed to build a delay hard macro. To

start conﬁguration, Logic class starts with an empty Slicem with all attributes turned oﬀ
and uses Slicem class conﬁguration functions to create a shift register conﬁgured slice.
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To conﬁgure the Slicems as a shift register, the LUTs are conﬁgured as shift registers by using functions configureLUTG and configureLUTF as shown in Figure . The data
in to the LUTs enter through the SHIFTIN pin conﬁgured by using functions configureLUTGDataIn() and configureLUTFDataIn(). The shift out leaves the slice through the
SHIFTOUT pin and it is conﬁgured by using function configureShiftOutChain(). The registers of these slices are also turned on by using function configureFFX() and configureFFY()
so that they can be attached at the end of the shift chain to get an additional latency.
The shift chain starts with a Slicem conﬁgured to accept its data in through the BY
pin. Figure 5.9 shows a shift register conﬁgured Slicem with data entering through the BY
pin and leaving through the SHIFTOUT pin.
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Chapter 6
Modifying, Connecting, and Placing Configured Primitives
The conﬁgured primitives from the Logic class are modiﬁed slightly before they are
interconnected and placed in the FPGA. HardMacro class adds the ability to perform the
above three steps by having functions to modify conﬁgured primitives, interconnect them,
and place them in the FPGA.
The HardMacro class is extended by all module generator classes. A module generator class calls HardMacro class functions for primitive modiﬁcations, interconnections,
and placement of conﬁgured primitives from the Logic class to create the hard macros. The
HardMacro class also provides a Module called macroModule to which the module generator classes can add the conﬁgured primitives. This class also provides a Design called
macroDesign to which the Module is added. When the hard macro creation is complete, the
macroDesign is sent to be routed.
6.1

Modifying Configured Primitives
The conﬁgured primitives are added to create the hard macro, but before they can

be added, certain parameters in them have to be modiﬁed to make them unique in the hard
macro.
Conﬁgured primitives from the Logic class are cloned and certain attribute logical
names are modiﬁed so that they are unique among other primitives in the same macro. The
instance name is also modiﬁed to give it a unique name in the macro. HardMacro class
function modifySlice() can be called to perform the above two modiﬁcation tasks.
The function modifySlice() adds a unique number to every instance name. The number added is the number of primitives that has been added to that hard macro up to that
point. Function modifySlice() also adds the same number to the attribute logical names
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of “LUTF”, “LUTG”, “XORF”, and “XORG”, thus making the names unique in the hard
macro.
6.2

Interconnecting Configured Primitives
The HardMacro class provides interconnection functions which module generator

classes can call to create logical connections called Nets between inpins and outpins of primitives. These functions can also add Ports if needed. A separate function is present to add
clock, chip enable, and set reset enable Nets and Ports to the hard macro. These functions
are described below for reference.
6.2.1

Net With Inpins and An Outpin
The HardMacro class has a function called addInterconectInOut() that can be called

to create a Net between an inpin or several inpins of one or diﬀerent primitives and an
outpin of a primitive. Depending on the parameters supplied, a Port may be created either
to receive external input signals or to send out signals externally. Figure 6.1 shows a Net
created connecting 2 inpins and 1 outpin.

F3
inpin
inOutNet

X outpin

G3
inpin

Figure 6.1: Net created between 2 inpins and 1 outpin

36

6.2.2

Net With Only Inpins
In certain cases a Net needs to be created with only an inpin or multiple inpins,

but no outpins. The outpin is attached later by the HMFlow Stitcher while connecting
this design by either adding an IOB to the Net or an external outpin from another hard
macro to drive the inpin or inpins. A function has been provided for this and it is called
addInterconnectIn(). A Port is always created in this case as the hard macro needs external
input to drive the inpin.
6.2.3

Net With Only An Outpin
In certain cases a Net needs to be created with only an outpin. The inpin is attached

later by the HMFlow Stitcher while connecting this design by either adding an IOB to the
Net or an external inpin from another hard macro to act as a sink for the outpin. A function
has been provided for this and it is called addInterconnectOut(). A Port is always created
in this case as the hard macro needs to drive an external inpin or an IOB.
6.2.4

Adding Clock, Chip Enable, and Set Reset Enable Ports
The hard macro primitives can have clock, chip enable, or set reset enable Ports and

Nets. This task is performed by the function addClkCeResetPorts(), which goes through the
hard macro’s primitives and searches for the attribute “CLKINV”. If attribute “CLK INV”
is found to be turned on, the function adds a clock Net and a Port to it. The clock Port is
named “clk inport”, which signiﬁes the global clock and helps HMFlow’s Stitcher to connect
the global clock to this Port. This function also goes through the “SR INV” and “CE INV”
attributes and adds a Net and a Port for each of them if they are turned on. The Nets are
created using the addInterconnectIn() function.
6.3

Placing Primtives
The instanced primitives of a hard macro have to be placed in the FPGA. The

HardMacro class has a very simple placer that places primitives along a column (Y axis).
This placer has the capability to shape a hard macro as a box or as a rectangle, depending
on the end X and Y location supplied to the placer. The location X and Y value comes from
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the primitive site (eg. “SLICE X3Y3”). The placer is comprised of functions placeSlice()
and getLocationToPlace() and they are described in the following subsections.
6.3.1

GetLocationToPlace Function
The function getLocationToPlace() is the central part of the placement process, which

ﬁnds an appropriate location for the Slices (Slicels or Slicems) to be placed. If a valid location
is found, the location is saved in two variables called locationX storing the X axis value and
locationY storing the Y axis value, such that the placeSlice() function can place the Slice
based on its locationX and locationY value.
The placement starts at location startX representing the starting X axis value and
startY representing the starting Y axis value, which are parameters to the function. If the
Slice can be placed in that location in the FPGA, the function returns to the placeSlice()
function. If the location in the FPGA is not a valid location for the Slice then this function
has to ﬁnd another location.
The next possible locationY value is found by incrementing or decrementing locationY
by 1. Whether to increment or decrement locationY depends on whether the hard macro
has a carry chain. The carry chain extends upwards and the shift chain extends downwards;
therefore, the Slices need to be placed accordingly. If the hard macro has a carry chain, the
variable placementStyle is set to “up”, else it is set to “down”. If placementStyle is “up”,
locationY is incremented by 1 to place the Slices from the bottom of the column (lower Y
values) to the top of the column (higher Y values). If placementStyle is “down”, locationY
value is decremented by 1 to place the Slices from the top of the column (higher Y values)
to the bottom of the column (lower Y values). For a hard macro that does not have a carry
or a shift chain, the placementStyle variable can be forced to either “up” or “down”.
The next possible locationX value is found after changing the Y value. After changing
locationY, if the value is beyond the minimum and maximum value allowed for the FPGA
part or is beyond the end Y location supplied as a parameter, locationX will be incremented
by 1 indicating next column or by 2 indicating the column after next. Whether to increment
locationX by 1 or by 2 depends on the placementType parameter. Parameter placementType
indicates whether the primitive to be placed is a “Slicel”, “Slicem”, or “Slicel&m”. If the
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placementType is “Slicel” or “Slicem”, locationX will be incremented by 2 and placement
will continue from column after next. If the primitive to be placed is a Slicel and the
placementType is set to ”Slicel&m”, since a Slicel can be placed in the location of a Slicem,
locationX value is incremented by 1 and Slicels are placed in Slicel and Slicem locations to
save space.
Figure 6.2 shows the placement of 11 Slicems, which have shift chains, Slicems were
placed downwards towards the bottom of the FPGA. When locationY went beyond the end
Y location value, locationX was incremented by 2 as the placementType was set to “Slicem”
and placement continues from column after next.

Start Y location

1

5

9

2

6

10

3

7

11

4

8

Start X location

End Y location

Figure 6.2: Placement of slicem primitives

Figure 6.3 shows a diﬀerent placement of 11 Slicels. The Slicels have the carry chain
conﬁgured; therefore, they are placed upwards towards the top of the FPGA. When locationY
goes beyond the end Y location value, locationX was incremented by 1 as the placementType
is set to “Slicel&m” and placement continues from the next column.
During placement, overﬂow might happen if after changing locationX value, it falls
beyond the maximum X value for that FPGA or it falls beyond the end X value supplied as
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End Y location

8
7
4
3

11

Start X location
6
5
2

10

1

9

Start Y location

Figure 6.3: Placement of slicel primitives

a parameter. When this overﬂow case is reached, the placer displays an error message and
xdlCoreGen exits as the placer was not able to ﬁnd enough space.
When a proper location is found, the function returns to the placeSlice() function.
6.3.2

PlaceSlice Function
Function placeSlice() calls the getLocationToPlace() function that saves an appropri-

ate location in variables locationX and locationY where this Slice can be placed. Function
placeSlice() then places the Slice in the location stored in the locationX and locationY variables.
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Chapter 7
A Module Generator For Creating Adders, Subtractors, and AddSubs
Adders, subtractors, and addsub blocks are built by the module generator class called
AdderSubtractor, using conﬁgured primitives from the Logic class and functions from the
HardMacro class. To build adder, subtracter, or an addsub hard macro, a Slicel type primitive is used. This chapter discusses the System Generator parameters supported, the conﬁgured Slicels needed from the Logic class, the process to add the Slicels, the placement, and
the interconnections required to create the hard macro.
The addition process has been discussed before in Section 4.1 and also shown in
Figure 4.1. The subtraction process is similar to the addition process and is explained in
Figure 7.1. In subtraction the initial carry in is always 1.

Carry

11111

A:

1011

B:

1010

--------------------------Output:

0001

---------------------------Slicel 0: Output bit 0 = ~A[0] (XOR) B[0] (XOR) 1
Slicel 1: Output bit 1 = ~A[1] (XOR) B[1] (XOR) Previous Carry
Slicel 2: Output bit 2 = ~A[2] (XOR) B[2] (XOR) Previous Carry
Slicel 3: Output bit 3 = ~A[3] (XOR) B[3] (XOR) Previous Carry

Figure 7.1: The subtraction process

The addsub process consists of both addition and subtraction. The hardware switches
between addition and subtraction depending on an additional input during runtime. If the
selection input is 1, the addsub block will do subtraction, else it will do addition.
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7.1

System Generator Parameters Supported
This hard macro supports the following parameters listed in Table 7.1.

Table 7.1: Adder, subtractor, and addsub hard macro parameters

System Generator Options
Operation
Optional Ports
Latency
Output Precision

Quantization
Overﬂow

7.2

Supported Options In XdlCoreGen
Supports addition, subtraction, and addsub
Chip Enable Port, Set Reset Port
Maximum latency of 1 is supported
Can be signed or unsigned, but the input
types have to match with the output type.
Both output and inputs can have binary points.
Truncate
Overﬂow is wrapped

Slice Configurations Needed
Adders, subtractors, and addsub blocks are built out of Slicel type primitives, which

are conﬁgured by the Logic class. The Slicel conﬁguration for adders has been described
in subsection 5.4.1. For subtractors and addsub blocks diﬀerent Slicel conﬁgurations are
needed.
For subtractors, the Slicels are similar to the adder conﬁgured Slicels except the LUTs
are instead conﬁgured with the equation “ A4@A3”. The names of the conﬁgured Slicels are
similar to the adder conﬁgured Slicels, except “Add” is replaced by “Sub”. For example,
configuredFirstAddhalf Slicel for an adder is equivalent to configuredFirstSubhalf
Slicel for a subtractor.
For addsub blocks an additional input variable is needed in the LUT to decide whether
the block will do addition or subtraction during runtime. The LUT equation for these Slicels
is “(A2*( A4@A3)) + ( A2*(A4@A3))” with A2 being the decision input. If A2 equals 1,
the block does subtraction, else the block does addition. The names for these Slicels are also
similar to the adder conﬁgured Slicels, except “Add” is replaced by “AddSub”. For example,
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configuredFirstAddhalf Slicel for an adder is equivalent to configuredFirstAddSubhalf
Slicel for an addsub block.
For adders, subtractors, or addsub blocks with latency of 1, diﬀerent Slicel conﬁgurations are needed. The above conﬁgurations for adder, subtractor, and addsub blocks
remain the same except the outputs go through the registers and use the XQ and YQ Pins
as shown in Figure 7.2. The “CLK” and “SR” is also conﬁgured as they are needed by the
registers. These conﬁgured Slicels have similar names to the Slicels that have no latency,
except ”FF” is added to their names at the end. For example, when latency of 1 is added
to a configuredFirstAddSubhalf Slicel, is called configuredFirstAddSubhalfFF.
7.3

Adding the Configured Slices
To create a hard macro, the conﬁgured Slicels described in the previous section are

cloned, modiﬁed, and added to the macroModule provided by the HardMacro class. The
modiﬁcation process of the conﬁgured Slicels has been discussed in section 6.1, where the
HardMacro class function modifyPrimitives() changes the Instance name and some of the
logic attribute names to provide a unique name in the hard macro.
The Slicels are added to the macroModule and the number of Slicels depends on the bit
width and the type of the macro. For an n-bit adder, if n is greater than 2 and n is even, one
ConfiguredFirstAddfull Slicel to start the adder, one ConfiguredEndAddfull to end the
adder, and ⌈(n−4)/2⌉ ConfiguredMidAddfull Slicels to form the middle portion of the adder
are added to the macroModule. If n is odd, the end Slicel added is ConfiguredEndAddhalf
as only LUTF is used. For a 2 bit adder 1 ConfiguredFirstEndAddfull Slicel is used and
for a one bit adder one ConfiguredFirstEndAddhalf Slicel is used. Similarly for subtractors
and addsub blocks, diﬀerent conﬁgured Slicels as described in the previous section are added.
7.4

Placing the Slices
The Slicels that are added to create the hard macro need to be placed on the FPGA.

The placeSlice() function from the HardMacro class is used to place each of the Slicels. Since
adders, subtractors, and addsub blocks use the carry chain, the Slicels are placed along the
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Figure 7.2: A middle addsub conﬁgured slicel with registered outputs

carry chain in a column (Y axis). Since the carry chain extends upwards, the Slicels are
placed from the bottom of the column towards the top.
To save FPGA area, the Slicels are placed close to each other. The placement type
is set to “Slicel&m” indicating that a Slicel can be placed in a Slicem location and in this
way no column of Slices (Slicels or Slicems) is left blank within the used area.
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The AdderSubtractor class checks for any broken carry chain after placement of each
Slicel is complete. A carry chain is broken when the previous Slicel is placed in a diﬀerent
column than the current Slicel due to placement restrictions. Since the carry chain only
continues along a column, when the column changes, the previous Slicel and the current
Slicel have to be modiﬁed to create a path for the previous Slicel’s carry out to enter the
current Slicel’s carry in . To create the path, attribute “COUTUSED” of the previous
Slicel is turned oﬀ and the carry out leaves through the YB Pin. In the current Slicel,
attribute “CYINIT” is conﬁgured to take its input from the BX Pin instead of the CIN Pin.
The path created is shown in Figure 7.3.

Carry
Chain
Broken

No Carry Out

YB pin
COUT

Full Adder

Next Slice Carry In

CIN

COUT

Full Adder

CIN

Previous Slice Carry Out
BX pin

No Carry In

Figure 7.3: A broken carry chain

7.5

Interconnecting the Slices
To create a hard macro the conﬁgured and placed Slicels from the previous section

are logically connected using Nets. In an adder, subtractor, or an addsub, each of the Slicels
along the column are logically connected to the Slicel before it with a Net that connects
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the CIN Pin of the Slicel with the COUT Pin of the previous Slicel. Since the ﬁrst Slicel
has no previous Slicel, the carry in enters through the BX Pin and a Net is created
using function addInterconnectIn() as shown in Figure 7.4. This Net’s name begins with
“GLOBAL LOGIC0 ” for an adder indicating to HMFlow that the Net will be connected to
ground by adding a ground source Pin to the Net. However, for a subtracter the initial carry
in has to be a 1; therefore, the Net’s name starts with “GLOBAL LOGIC1 ” indicating to
HMFlow to connect this Net to power by adding a power source Pin to the Net. For an
addsub block, the initial carry in Net not only contains the BX Pin, but also contains all
the addsub selection input inpins of the hard macro as shown in Figure 7.5. A Port called the
addsubSelection Port is added to drive all the selection inpins, such that the initial carry
in is 1 in subtraction mode and 0 in addition mode. If the carry chain is broken, a Net is
created connecting the last column’s last Slicel’s YB Pin to the next column’s ﬁrst Slicel’s
BX Pin.
Clock, chip enable, and set reset Nets and Ports are added to the macroModule
by using function addClkCeResetPorts(). Hard macro input and output Nets and Ports
are created after aligning the binary points of the inputs and the output by adjusting the
least and the most signiﬁcant bits and is described in the next few subsections. After all
adjustments, Figure 7.4 shows a completed 6 bit adder and Figure 7.5 shows a completed 6
bit addsub block.
7.5.1

Adjusting the Least Significant Bits
The least signiﬁcant bits have to be adjusted when the binary point of input A, input

B, and the output diﬀers and is handled the way System Generator handles them. When the
inputs have a higher binary point than the output, the adder is still created for those extra
exponent bits the inputs have. For the Slicels that deal with those extra input exponent bits,
the outputs of those Slicels are unused, but the carry chain in those Slicels is still active.
The carry out from those Slicels enter the Slicels with active outputs; therefore, the ﬁnal
output is aﬀected.
When the output has a higher binary point than the inputs, the Slicels are created
for those extra binary bits, but the inputs to those Slicels are zeroes.
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When the two inputs have diﬀerent binary points, the input that has the lower binary
point will have zeroes as extra input bits.
When input A, input B, and the output have the same binary point, no adjustment
is necessary. The input Nets and Ports are created using the HardMacro class function
addInterconnectIn().
7.5.2

Adjusting the Most Significant Bits
When the output has a lower number of signiﬁcant digits than the inputs, adder cells

are not created for those extra input bits as they do not aﬀect the output. If the output
has higher number of signiﬁcant digits then adder cells are created for those extra bits. The
last input bit will be extended to those extra Slicels if the adder is signed. If the adder is
unsigned, the extra Slicels will have zeroes as inputs.
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Figure 7.4: A 6 Bit adder hard macro
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Figure 7.5: A 6 Bit addsub hard macro
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Chapter 8
Creating Accumulators and Counters
Accumulator and counter hard macros are built by the module generator class called
AccumCount, using the conﬁgured primitives from the Logic class and functions from the
HardMacro class. Accumulators and counters are both created by the same class as they are
very similar in the way they are created. To make accumulators and counters, a Slicel type
primitive is used. This chapter discusses the System Generator parameters supported, the
conﬁgured Slicels needed from the Logic class, the process to add the Slicels, the placement,
and the interconnections required to create the hard macro.
The process of accumulation and counting is similar to the addition process, except
one of the inputs being added is the result from the previous addition. However, in accumulation the number being added to the previous result is a user input, while in counting it is a
ﬁxed number representing the counting step value. The counting process for a counter with
a load Port remains the same, except during runtime it can load a value and count from it.
8.1

System Generator Parameters Supported
The accumulator block supports the parameters mentioned in Table 8.1.

Table 8.1: Accumulator hard macro parameters

System Generator Options
Operation
Optional Ports
Feedback Scaling
Overﬂow

Supported Options In XdlCoreGen
Can support add and subtract
Synchronous Reset and Enable Port
Feedback Scaling of one is supported
Overﬂow is wrapped
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The counter block supports the parameters mentioned in Table 8.2.

Table 8.2: Counter hard macro parameters

System Generator Parameter
Counter Type
Count Direction
Initial Value
Step
Optional Ports
Output Precision

8.2

Supported Options In XdlCoreGen
Can support free running counters
It can support up, down, up/down
Any unsigned value is supported and the
value can have a binary point
Any unsigned value is supported and the
value can have a binary point
Load Port, synchronous reset Port, and
enable Port
Output can be signed or unsigned and
the output can have a binary point

Slice Configurations Needed
Accumulator and counter blocks are built out of Slicel type primitives, which are con-

ﬁgured by the Logic class. An accumulator conﬁgured Slicel is based on an adder conﬁgured
Slicel with a latency of one, with one of the two inputs of the Slicel being its own output
feedback and the other being the input value. If the accumulator is in subtraction mode
then instead of using adder conﬁgured Slicels, subtractor conﬁgured Slicels with a latency of
1 are used.
A counter with no load Port is also based on an adder conﬁgured Slicel with a latency
of one. Similar to accumulators, one of the inputs is the output feedback and the other input
is the count step value. However, a counter with a load Port needs additional conﬁgured
Slicels from the Logic class.
For a counter with a load Port, two Slicels placed side by side are needed as shown
in Figure 8.1. The ﬁrst Slicel in the ﬁgure from the left is an adder conﬁgured Slicel with a
latency of zero and the second Slicel is conﬁgured to decide whether to pass the adder result
or to pass the load value entered. The second Slicel’s LUT is conﬁgured with the equation
“(A1*A2)+( A1*A3)”, with A1 being the load selection input indicating when to load the
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value, A2 being the value to be loaded, and A3 being the adder result from the ﬁrst Slicel.
The second Slicel has two conﬁgurations. When the full Slicel is conﬁgured, it is called
loadDecisionSlice1 and when half Slicel is conﬁgured it is called loadDecisionSlice2.
The load decision Slicels have a latency of one.

G4
G3

Step Bit 1

YMUX
Load value bit 1
Load selection

G3 (A3)
G2 (A2)
G1 (A1)

Adder Slice
(Latency = 0)

F4
F3

Step Bit 0

Y

LoadDecision
Slice

XMUX
Load value bit 0
Load selection

F3 (A3)
F2 (A2)
F1 (A1)

X

Figure 8.1: A 2 bit counter with load Port

8.3

Adding the Configured Slices
To create the hard macro, the conﬁgured Slicels described in the previous section are

cloned, modiﬁed, and added to the macroModule provided by the HardMacro class. The
modiﬁcation process and the process to add the Slicels for accumulators and counters with
no load Port is similar to the process discussed for an adder in Section 7.3. For a 6 bit
accumulator or a 6 bit counter with no load Port, the same conﬁgured Slicels will be added
as for a 6 bit adder with latency of one.
For a n-bit counter with a load Port, two Slicels will be added side by side as shown
in Figure 8.1,

n
2

times. Out of the two Slicels, the ﬁrst Slicel is an adder conﬁgured Slicel

and the conﬁgurations added are similar to creating an adder of the same bit width with
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latency of zero. The second Slicel added is of type loadDecisionSlice1 if n is even and is
of type loadDecisionSlice2 if n is odd with only LUTF in the last Slicel is conﬁgured.
8.4

Placing the Slices
The Slicels that are added to create the hard macro need to be placed in the FPGA.

For accumulators and counters with no load Port the placement process is same as that of
an adder discussed in Section 7.4.
For counters with a load Port, to place the adder Slicels the placementType in the
placer is set to “Slicem” indicating to the placer that the adder Slicels are to be placed
in a Slicem column, which is possible as a Slicel can be placed in a Slicem location in a
Virtex 4. The load decision Slicels are placed beside the adder Slicel in the Slicel column
using HardMacro class function placeAdjacentSlice(). Function placeAdjacentSlice() accepts
a slice to be placed and another slice beside which the ﬁrst slice is placed.
After each of the adder Slicels are placed, the AccumCount class checks for any broken
carry chain and the process is similar to what has been discussed for adders in Section 7.4.
8.5

Interconnecting the Slices
To create the hard macro the conﬁgured and placed Slicels are logically connected

using Nets. The adder Slicels are connected with carry chain Nets in a similar way as
discussed previously for adders in section 7.5.
In accumulators and counters with no load Port, a Net is created for the output
feedback to enter the Slicel as one of the inputs. The feedback Net with a Port for the
output is created by calling HardMacro class function addInterconnectInOut(). The Port
is added to the macroModule so that the Module can be connected to other Modules or
primitives and the output signal can leave the macroModule. For counters with a load Port,
a similar feedback Net is created, but the Net starts from the output of the load decision
Slicel and enters the adder conﬁgured Slicel.
After the feedback Net, another set of Nets is created for the hard macro inputs.
For accumulators, for every input bit a Net with a Port is created by calling function
addInterconnectIn(). For counters the input is connected to either “GLOBAL LOGIC0”
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or “GLOBAL LOGIC1” depending on the step value. For example, when the step value is
3 and the counter is 6 bits wide, the 6 inputs are (LSB) “1”,“1”,“0”,“0”,“0”,“0” (MSB).
For a counter with a load Port, additional Nets are created. A Net is created for the
output of the adder Slicels to enter the load decision Slicels using addInterconnectInOut()
function. Input Nets for all the load value bits are created using function addInterconnectIn(). But, for the load selection input, only one Net is created connecting all the inpins,
such that all the inpins get the same boolean value.
In accumulators and counters no additional adjustment is necessary to align the
binary points. In System Generator, the binary point and the sign of an accumulator is
inherited from its input. As the output and the input will always have the same binary
point, no additional binary point adjustment like in the case of an adder is necessary. A
similar approach is taken for counters with a load Port. According to System Generator
the input load value’s precision has to be the same as that of the counter’s; therefore, no
adjustment is needed.
Signiﬁcant bits are extended or truncated when required. If the output bit width is
higher than the input bit width, the last input bit is extended to the signiﬁcant bits if the
accumulator is signed, else it is zero extended. A bit can be extended by adding additional
Ports for signals to the Net of the bit being extended. If the output has lower number of
bits, then the extra input signiﬁcant bits are truncated.
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Chapter 9
Creating Multipliers
Multiplier blocks are built by the module generator class called Multiplier, using the
conﬁgured primitives from the Logic class and functions from the HardMacro class. XdlCoreGen only creates arrays multipliers. For multipliers Slicel type of primitive is used. This
chapter discusses the System Generator parameters supported, the conﬁgured Slicels needed
from the Logic class, the process to add the Slicels, the placement, and the interconnections
required to create the hard macro.
9.1

System Generator Parameters Supported
A multiplier hard macro supports the following parameters listed in Table 7.1.

Table 9.1: Multiplier hard macro parameters

System Generator Options
Output Precision

9.2

Supported Options In XdlCoreGen
Can support signed and unsigned, but
the input type has to match the multiplier type.
The multiplier can also support binary points.

Slicel Configurations Needed
An array multiplier is made out of a basic building block as shown in Figure 9.1,

which are connected together to create the multiplier as shown in Figure 9.2.
The basic array multiplier building block is made out of a Slicel type primitive.
The multiplier conﬁgured Slicel resembles the adder conﬁgured Slicel with a diﬀerent LUT
equation. In an adder Slicel, the LUT XORs two inputs. In a multiplier Slicel, the two inputs
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Figure 9.1: A multiplier building block
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Figure 9.2: A 3 bit array multiplier

are ANDed and XORed with a third input. The third input to the LUT is the summation
from the previous row. Since each Slicel can have two LUTs; therefore, two of the blocks
shown in Figure 9.1 can ﬁt in 1 Slicel. The carry chain is also conﬁgured the same way as
that of an adder conﬁgured Slicel.
To create an array multiplier of any bit width diﬀerent Slicel conﬁgurations are
needed, which are based on the basic conﬁguration discussed in the previous paragraph.
Each row of the multiplier as shown in Figure 9.2 starts with a Slicel that has the carry in
entering through the BX Pin and is called configuredFirstMultFull Slicel. The end Slicel
of each row of the multiplier is made out of Slicels with the attribute “COUTUSED” turned
oﬀ to end the carry chain. The carry out leaves the last Slicel through an output Pin. If the
last Slicel in the row has only LUTF conﬁgured, it is called confguredEndMultHalf and the
carry out leaves the Slicel through the XB Pin, else the Slicel is called confguredEndMultFull
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and the carry out leaves the Slicel through the YB Pin. The basic conﬁguration with the
carry chain neither starting nor ending in the Slicel is used to create the middle portion of
each of the rows of the multiplier and is called confguredMidMultFull. Another conﬁgured
Slicel is needed for a 1 bit wide multiplier, and is called confguredFirstEndMultHalf.
9.3

Adding the Configured Slices
To create the hard macro, the conﬁgured Slicels described in the previous section are

cloned, modiﬁed, and added to the macroModule provided by the HardMacro class. The
modiﬁcation process remains the same as described for adders. The process to add the
conﬁgured Slicels is also similar. Slicels are added to create each of the rows of the array
multiplier. The row starts with confguredEndMultFull Slicel and for a n-bit multiplier, the
confguredMidMultFull Slicel is replicated ⌈(n − 4)/2⌉ times. The last Slicel of the row is
confguredEndMultFull if n is even and confguredEndMultHalf if n is odd and only LUTF
needs to be conﬁgured.
A signed multiplier is created the same way except the precision of the two inputs are
doubled before multiplication and any output bits beyond 2n for an n-bit signed multiplier
are discarded. A signed array multiplier can take many Slicels and as the number of output
bits are same as that of an unsigned multiplier, many of the Slicels from the end of each row
are discarded without aﬀecting the result.
9.4

Placing the Slices
The conﬁgured Slicels that are added to create the hard macro need to be placed on

the FPGA. The placeSlice() function from the HardMacro class is used to place each of the
Slicels. The Slicels from each row is placed along the carry chain. The placementType set
to ”Slicel&m”, thus Slicels are placed in Slicel and Slicem columns.
The shape of an array multiplier determines the routing complexity. As Nets interconnect the rows, it is easier to route if every row of Slicels are placed in a separate FPGA
Slicel or Slicem column along the carry chain, which is what XdlCoreGen implements by
default by putting placement constraints along the Y axis. Having every row in a separate
FPGA columns ensures that the Nets travel only to the next column and the path taken for
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the routes is also ﬁxed. Having a ﬁxed routing path is important for a cache based Router
and will be discussed in the Routing chapter in detail.
While placing, if the number of rows of the multiplier exceed the number of Slicel
columns available in the FPGA, the shape of the multiplier is adjusted to ﬁt more Slicels
in a column, which breaks the carry chain within some rows. XdlCoreGen does check for
broken carry chain and modiﬁes Slicel’s as described in the case of adders. XdlCoreGen can
be forced to put all the Slicels column wise. XdlCoreGen can also be forced to put the same
row of a multiplier in several columns, in which case the carry chain will again be broken.
9.5

Interconnecting the Slices
To create a hard macro the conﬁgured and placed Slicels from the previous section

are logically connected using Nets as shown in Figure 9.3. The carry chain Nets created for
each of the rows are similar to the ones discussed for an adder, except the carry out from
each row’s last Slicel comes out of an output Pin. A Net is created for the carry out from
each row to enter the last Slicel of the next row as the sum in.
Input Nets are created using the addInterconnectIn() function, but the input Nets
contain several inpins as from Figure 9.3, the hard macro has multiple input inpins for the
same input bits. For example, there are three inpins that need input A bit 0; therefore, the
input Net will contain all the three inpins with one external input Port.
Nets are also created for the result bits of a row to enter the Slicels in the next
row as sum in, except the ﬁrst row does not have any sum in bits. The ﬁrst row sum
in Nets are created and they are connected to zero by beginning the Net names with
“GLOBAL LOGIC0”. Later HMFlow’s Stitcher will add a ground outpin to the Nets with
“GLOBAL LOGIC0” string attached to their names.
Nets are created for the output bits after the binary points of the inputs and the
output is aligned by adjusting the least and the most signiﬁcant bits as discussed in the next
few subsections.
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9.5.1

Adjusting the Least Significant Bits
Exponent bit adjustment is necessary when the binary point of the input and the

output diﬀers and is handled the way System Generator handles them. In multiplication,
the binary point of the output is the sum of the binary points of its input. If the user deﬁned
output precision has more exponent bits, then zeroes are added to form the Least Signiﬁcant
Bits (LSB). To add zeroes, a Slicel with its LUT conﬁgured to send a 0 to its output is
created. This Slicel’s output forms the extra exponent bits needed.
If the inputs have a higher binary point than the user deﬁned output precision,
outputs of some Slicels are truncated by switching oﬀ output attributes. After this step the
signiﬁcant bits are adjusted.
9.5.2

Adjusting the Most Significant Bits
The number of output bits in a multiplier is the sum of the number of input bits

for a signed multiplier and summation of the number of input bits plus one for an unsigned
multiplier. If more output bits are required, the last output bit is extended for a signed
multiplier and zeroes are added for an unsigned multiplier. The last bit is extended by
creating more output ports for the extra bits in the same Net. If the outputs bits required
are lower than the general case, Slicels are truncated during creation and the extra output
ports and Nets are never created.
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Figure 9.3: A 3 bit array multiplier hard macro
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Chapter 10
Creating Delay Blocks
Delay blocks are built by the module generator class called Delay, using the conﬁgured
primitives from the Logic class and functions from the HardMacro class. To make delay
blocks, Slicem primitives are used. This chapter discusses the System Generator parameters
supported, the conﬁgured Slices needed from the Logic class, the process to add the Slices,
the placement, and the interconnections required to create the hard macro.
A delay block adds latency by using Flip Flops (FF) and LUTs conﬁgured as shift
registers. In a Slicem, the LUT can be conﬁgured as a shift register. The maximum length of
the shift register using 2 LUTs in a Slicem is 32. The output can have an additional latency
by having the FF turned on at the output; therefore, one Slicem can create a delay block
of 33 latencies. The Delay class can join several Slicems as required to create a delay block
with the required latency.
10.1

System Generator Parameters Supported
This block only has one parameter and that is how many cycles of latency are required.

10.2

Slice Configurations Needed
Delay blocks are built out of Slicem type primitives, which are conﬁgured by the

Logic class and discussed in section 5.4.2. To create delay blocks of all bit widths, diﬀerent
conﬁgured Slicems are needed. A delay block starts with a conﬁgured Slicem, where the shift
chain starts and accepts the initial data in through the BY pin instead of the SHIFTIN
pin. This conﬁgured Slicem is called configuredFirstSR. The shift register ends with a
Slicem in which the shift chain ends with the attribute “SHIFTOUTUSED” turned oﬀ and
this conﬁgured Slicem is called configuredEndFullSR. If the end Slice only needs the LUTG
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to be conﬁgured then that Slicem conﬁguration is called configuredEndHalfSR. The end
Slicem also has the output registers conﬁgured, which can be used to increase the latency
by one.
The middle portion of the shift register also needs to be formed by Slicems, but since
the shift chain does not extend beyond a CLB as described in section 5.3.4 and shown in Figure 5.10, there are no mid Slicems that have attributes “SHIFTINUSED” and “SHIFTOUTUSED” both turned on. There is a mid Slicem called configuredMidSR1, representing the
ﬁrst Slicem in the CLB accepting the shift in through the BY pin and pushing the shift
out through the SHIFTOUT pin. There is also a mid Slicem called configuredMidSR2,
which is the second Slicem in the CLB and accepts the shift in through the SHIFTIN
pin and sends the shift out through XB output pin. The two mid Slices can together be
connected as shown in Figure 5.10.
Due to some exceptions, some more conﬁgured Slicems are required. Since a shift
register block with latency less than or equal to 33 can be accommodated in a single Slicem,
a Slicem conﬁguration is needed where the shift chain starts and ends. This conﬁgured
Slicem is called configuredFirstEndFullSR. If the shift register needs latency of 17 or less,
a Slicem conﬁguration is needed similar to the above, but only having the LUTG conﬁgured
as the LUT can be conﬁgured as a shift register to provide latency of 16 and the register
on the output provides the additional latency required. This conﬁgured Slicem is called
configuredFirstEndHalfSR.
10.3

Adding the Configured Slices
To create a hard macro, the conﬁgured Slices described in the previous section are

cloned, modiﬁed, and added to the macroModule provided by the HardMacro class. The
modiﬁcation process for a Slicem is same as the process for a Slicel, which has been discussed
for an adder in Section 7.3.
The conﬁgured Slicems are added as needed depending on the latency required. For a
shift register with a latency of n and if n is greater than 33, one configuredFirstSR is used to
start the shift chain. If the remaining latency required is more than 33 then ⌈((n−32)/32−1)⌉
copies of configuredMidSR is used, else the mid Slicem won’t be required. To complete the
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hard macro, one configuredEndFullSR is used if the remaining latency required is more
than 17, else one configuredFirstHalfSR will be used.
10.4

Placing the Slices
The Slices that are added to create the hard macro need to be placed on the FPGA.

The Delay class needs to place the Slicems a little bit diﬀerently as compared to other
hard macros. The placement locations are needed before a conﬁgured Slicem can be added.
Depending on the next placement location, the Slicem can be the ﬁrst Slicem in the CLB
or the second Slicem in the CLB, which would need diﬀerent Slicem conﬁgurations. The
Delay class calls getLocationToPlace() function to get the next locations for the Slicems.
The Slicems are later placed by using the function placeDelaySlice(), which is very similar to
the placeSlice() function, but it does not call getLocationToPlace(), it only places the Slice
in locations previously saved by getLocationtoPlace() function.
During placement, the placementType is set to “slicem” as a Slicem type primitive
cannot be placed in a Slicel location and has to be placed in a Slicem column. Since the
shift register uses the shift chain which extends downwards, XdlCoreGen placer places the
Slices along the shift chain extending downwards.
After the Slices are placed, the Delay class checks for any broken shift chain. Similar
to broken carry chains, if the previous Slice was placed in a diﬀerent column, the shift chain
has been broken and Slices need to be modiﬁed to create a path for the shift out from
the previous Slice to enter the shift in of the current Slice as described in section 5.3.4.
10.5

Interconnecting the Slices
To create a hard macro the conﬁgured and placed Slices from the previous section

are logically interconnected using Nets. The Slices that use the shift chain are logical connected by connecting the SHIFTOUT pin with the SHIFTIN Pin with a Net and using the
function addInterconnectInOut(). A Net is created for the input inpin using the function
addInterconnectIn() and similarly a Net is also created for the output outpin.
If the shift chain was broken, an additional Net using function addInterconnectInOut()
is created for the extra path needed as described in Section 5.3.4.
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Chapter 11
Creating Logical Blocks
Logical blocks provide the functionality to create logic gates with various number of
inputs. The logical blocks are built by the module generator class called Logical. Unlike
other module generators, the Logical class does not use any conﬁgured primitives from the
Logic class. Instead, the Logical class uses empty Slicels and conﬁgures them as needed.
The Logical class also uses functions from the HardMacro class to create the hard macro.
This chapter discusses the System Generator parameters supported, the Slice conﬁgurations
needed, the process to add the slices, the placement, and the interconnections required to
create the hard macro.
11.1

System Generator Parameters Supported
The logical block supports the parameters mentioned in Table 11.1.

Table 11.1: Logical hard macro parameters

System Generator Options
Gate
Number of Inputs
Latency
Optional Ports

11.2

Supported Options In XdlCoreGen
Can support AND, NAND, OR, NOR, and XOR gates
Can support any number of inputs
Latency of 1 supported
Chip Enable Port

Slice Configurations and Adding the Configured Slices
The logical block needs conﬁgured Slicels to create the hard macro. The Logical class

conﬁgures the Slicels itself unlike other hard macros, because the logical blocks need several
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types of Slicel conﬁgurations based on the number of gate inputs and gate types; therefore,
it is easier to conﬁgure them while generating the block.
The Slicel LUTs are programmed to provide logic gate functionality. The LUTs are
conﬁgured using Slicel class functions configureLUTF() and configureLUTG(). Only LUTG
is conﬁgured if the number of inputs equals 4 or less. The attribute value for an 4 input
AND, OR, or XOR gate is “#LUT:D=(A4 (op) A3 (op) A2 (op) A1 (op))”. The “(op)” in
the equation mentioned previously is the operator, which is “.” for an AND gate, “+” for
an OR gate, and “@” for a XOR gate. The equivalent attribute value for a 4 input NAND
or NOR gate is “#LUT:D=(!A4 (op) !A3 (op) !A2 (op) !A1 (op))” with the “op” being the
operator, which is “.” for a NOR gate and “+” for a NAND gate.
The conﬁgurations are similar for a logical block with more than 4 inputs, but more
LUTs are conﬁgured. Similar to System Generator’s way of handling logical gates with more
than four inputs, XdlCoreGen conﬁgures a Slicel to contain a maximum of 7 inputs with
one of the LUTF inputs being the result from LUTG. If the logical block has more than
7 inputs, then more Slicels are conﬁgured and the result from a full Slicel enters the next
Slicel’s LUTG. This replicates System Generator and its way of handling logical gates. The
logical block may also have a latency of one and in that case the registers on the outputs
are conﬁgured.
If a number of logical gates are built, then depending on the number of inputs, some
LUTFs in the hard macros created will be left unused. For example, if ﬁve 4 input OR gates
are built, each of the gates would take up a Slicel using only the LUTG. Since the Logical
class was originally built for state machines, it has the ability to pack a number of logic gates
in Slicels without leaving any empty LUTFs. When for state machines a Logical class object
is used to create all the gates, any empty LUTF in a previous Slicel is detected and is used.
The Slicels are modiﬁed and added to the macroModule similarly to what has been
discussed previously for other module generator classes.
11.3

Placing the Slices
The Slicels that are added to create the hard macro need to be placed on the FPGA.

The placeSlice() function from the HardMacro class is used to place each of the slices. Since
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this hard macro does not have a carry or a shift chain, the slices can be placed extending
upwards or downwards. XdlCoreGen places the slices downwards.
11.4

Interconnecting the Slices
To create a hard macro the conﬁgured and placed slices from the previous section are

logically connected using Nets. Input and output nets are created similarly as discussed for
other module generators. As shown in Figure 11.1, a Net is created for each of the LUTG
results to enter one of the LUTF inputs, if the logical block has more than four inputs. A
Net is also created for the Slicel result to enter the input of LUTG of another Slice, if the
logical blocks has more than 7 inputs.

Input 1
Input 2
Input 3
Input 4

A1+A2+A3+A4

Input 5
Input 6
Input 7

A1+A2+A3+A4

Input 8
Input 9
Input 10

LUTGResult _Net

LUTG

LUTF

SlicelResult_Net

A1+A2+A3+A4

Output

LUTG

(Unused)
LUTF

Figure 11.1: A 10 input OR gate logical hard macro
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Chapter 12
Creating State Machines
State machines are built by the module generator class called StateMachine, using the
conﬁgured primitives from the Logical class and functions from the HardMacro class. The
StateMachine class builds state machines that use one hot encoding, indicating that a state
is represented by a single ﬂip ﬂop. This chapter discusses the System Generator parameters
supported, the conﬁgured slices needed, the process to add the slices, the placement, and
the interconnections required to create the hard macro.
A state machine, as shown in Figure 12.1, contains a ﬁnite number of states, transitions between those states, and outputs. State machines are of two types and they are the
Mealy and the Moore state machine. In a Mealy state machine the output is a function of
the state and the inputs to the state. In a Moore state machine the output is a function of
only the state.

(init) / latchAddr=0, rw=0, ack=0
!(init)
/ latchAddr=0, rw=0, ack=1

!(init) * !(writeReq) * !(readReq)
/ latchAddr=0, rw=0, ack=0

Init

!(init) * !(writeReq) * (readReq)
/ latchAddr=1, rw=0, ack=0

!(init) * (writeReq)

/ latchAddr=1,
rw=0, ack=0

R

W1

!(init)
/ latchAddr=0, rw=0, ack=1

!(init) / latchAddr=0,
rw=0, ack=0

W2

Inputs: reset, writeReq, readReq
Outputs: latchAddr, rw, ack
States: Init, R, W1, W2

Figure 12.1: A mealy state machine
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In a state machine the transition into a state is determined by the input forming
logic for that state. The input forming logic for state Init from the Mealy state machine
mentioned in the previous paragraph is shown in Figure 12.2. In the input forming logic
each of the AND gates, represents a condition that can lead to that state.

reset
W2 state
AND

!reset
OR

Init state

R state
AND

!reset

Init state
!reset
!writeReq
!readReq

AND

Figure 12.2: State machine state forming logic

The output forming logic determines the value of an output variable. The output
forming logic for output variable latchAddr from the state machine mentioned in the previous
paragraph is shown in Figure 12.3. In the output forming logic, each of the AND gates
represents a condition that can lead the output variable to be one.

Init state
writeReq
!reset
Init state
!reset
!writeReq
readReq

AND

OR
AND

Figure 12.3: State machine output forming logic
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latchAddr

12.1

System Generator Parameters Supported
The state machine block can support Mealy and Moore type of state machines. The

input method for the state transitions and the outputs is a text ﬁle. The input ﬁle for the
state machine in Figure 12.1 is shown in Figure 12.4. This format has been used by JHDL
[9]. From the ﬁgure, “.input” keyword is followed by the input names, “.output” keyword
is followed by the output variables names, and “.states” keyword is followed by the state
names. Keyword “.transitionTable” indicates that the transition table will be mentioned
from the following line onwards. The transition table contains the inputs, the present state,
the next state, and the output values.

.inputs reset writeReq readReq
.outputs latchAddr rw ack
.states init W1 W2 R
.encodings default
.transitionTable
1-- - init 000
000 init init 000
001 init R 100
01- init W1 100
0-- R init 001
0-- W1 W2 000
0-- W2 init 011

Figure 12.4: State machine input ﬁle

12.2

Slice Configurations Needed
The state machine is built out of logical blocks created by the Logical class. The

logical blocks are made out of Slicels using the conﬁguration process discussed in Section
11.2.
The logical AND and OR blocks needed for the input forming logic and output forming
logic have latency of zero, except the OR gate needed for the input forming logic, which has
a latency of one. The register added in the OR gate logical block for the state forming logic
represents the state ﬂip ﬂop.
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12.3

Adding the Configured Slices
To create the state machine, the input ﬁle as shown in Figure 12.4 is parsed and a

data structure is created representing each of the states, the corresponding inputs that lead
to the states, and the output values.
After the state machine data structure is created, Logical class functions are called
to create the logical gates required for the input forming logic shown in Figure 12.2. The
AND gates of the input forming logic are created ﬁrst. After all the AND gates required for
the input forming logic are created, a logical block is created for the state forming logic OR
gate. The logical block for the OR has a latency of one and the register represents the state
ﬂip ﬂop.
After the input forming logic gates are created, the gates required for the output
forming logic are created. The output forming logic for a Mealy state machine was shown in
Figure 12.3. For the output forming logic, each of the AND gates are created ﬁrst and then
the OR gate is created, whose output is an output of the state machine. For a Moore state
machine, there are no AND gates created as the outputs are not a function of the inputs.
For a moore state machine, only the OR gate is created. For the output forming logic the
logical blocks have a latency of zero.
12.4

Placing the Slices
The conﬁgured Slicels that are added to create the hard macro need to be placed

on the FPGA. The placeSlice() function from the HardMacro class is used to place each of
the slices. Since a state machine does not have a shift or a carry chain, they can be placed
extending downwards or upwards. XdlCoreGen places them extending downwards. Location
constraints are placed along the Y axis such that the hard macro is box shaped. The box
shape makes it easier for the CacheRouter to route and will be discussed in the Routing
chapter.
12.5

Interconnecting the Slices
To create a hard macro the conﬁgured and placed slices from the previous section are

logically connected using Nets. The Slicels within each logical block need to be interconnected
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with Nets. The Logical class sends an array of inpins and corresponding outpins that needs
to be connected, and using them the StateMachine class creates the Nets. The logical blocks
forming the state logic and output logic also needs to be interconnected with each other
using Nets. While connecting the logical blocks with each other, the outpin that has the
value from the state ﬂip ﬂop might be connected to several inpins that needs the state value
to calculate the output and the next state value. The input and the output nets are created
similarly to what has been discussed for previous module generators.
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Chapter 13
Routing
Routing converts the logical connections represented by Nets to physical connections
represented by Wires on the FPGA and takes up a signiﬁcant portion of the compilation
time. In the routing process to make a physical connection a conventional router has to
search for Wires that connect the outpin (source pin) to the inpin (sink pin) or inpins of
the Net in the FPGA. This searching process takes a lot of time. Also, general routers like
Xilinx’s router are mainly designed to route bigger and complicated designs. Bigger designs
tend to have higher numbers of Nets with no predeﬁned path; therefore, since FPGAs only
have a set deﬁned number of routing Wires, the conventional routers need to be able to
reroute some of the Nets. For example, if there are two Nets and the ﬁrst Net is routed,
but the second Net can only be routed using the ﬁrst Net’s Wires, the ﬁrst Net is unrouted
and the second Net uses the Wires. The ﬁrst Net is routed again. These types of algorithms
are required for bigger designs, but they take up lot of time; therefore, research was done
to ﬁnd whether a simpler router can route the less complicated hard macros generated by
XdlCoreGen more quickly.
In XdlCoreGen most hard macros except for state machines have uniform routing
with routes following a known path. In this work, the routes for the known paths are pregenerated and stored in a cache. The cache of routes is later loaded up during routing and
routes are searched within the cache, thus spending no time in searching for Wires to create
the route. This simpler router is called CacheRouter.
The CacheRouter was mainly built to route the hard macros where the routing is
uniform, which is the case for all hard macros except state machines. This router will also
be used for state machines to check if this methodology would work for non-uniform hard
macros, but this router might not be able to route all the Nets of a complex state machine
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as the routes might not be present in the cache. The following sections will discuss basics
about routing with XDL and the CacheRouter.
13.1

Routing With XDL
In routing, the outpin (source pin) is connected to the inpin (sink pin) with physical

FPGA Wires and the Wire connections in XDL are represented by PIPs as discussed in
section 2.1.

net "carryChainBroken_net_5" ,
inpin "adder_5" BX ,
outpin "adder_4" YB ,
pip INT_X2Y37 BYP_BOUNCE1 -> BYP_INT_B0 ,
pip INT_X2Y37 BYP_INT_B1 -> BYP_BOUNCE1 ,
pip INT_X2Y37 OMUX_E8 -> BYP_INT_B1 ,
pip INT_X1Y37 HALF_OMUX_TOP7 -> OMUX8 ,
pip CLB_X1Y37 YB_PINWIRE3 -> HALF_OMUX_TOP7_INT ,
pip CLB_X2Y37 BYP_INT_B0_INT -> BX_PINWIRE0 ,
;

Figure 13.1: A routed net

Figure 13.1 shows a routed Net with the inpin being BX and the outpin being YB.
The PIPs in the diagram represent diﬀerent connections between the two Wires. Figure 13.2
shows the physical routing path. The routing starts with the outpin and its external Wire
name. External Wire name is the name of the Wire that is connected to the pin. In this case
the external Wire name for outpin YB from Appendix A is “YB PINWIRE3”. With the
Wire and the Tile “CLB X1Y37”, a Node is created. A Node object in RapidSmith tools
contains a Wire and a Tile where the Wire belongs. Every Node also has a set of outgoing
Wires that leaves the Node. After creating the Node, all the possible outgoing Wires from
the Node are searched and one of them is selected. From Figure 13.2, the only outgoing
Wire option available is HALF OMUX TOP7 INT. Similarly, a Node is then created with
HALF OMUX TOP7 INT and the only outgoing Wire found is HALF OMUX TOP7, which
enters the switch box. Another Node is created with HALF OMUX TOP7 and many outgoing Wire options are found, but Wire OMUX8 was selected by the router. Similarly, other
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Wires were also selected for the route. For more routing details please see document [10].
The next subsection will discuss the CacheRouter.

OMUX8

OMUX_E8

TILE INT_X1Y37

BYP_INT_B1

TILE CLB_X1Y37

BYP_INT_B0

TILE INT_X2Y37

BYP_INT_B0_INT

TILE CLB_X2Y37

YB

Switch Box

Switch Box

BX

HALF_OMUX_TOP7

HALF_OMUX_TOP7_INT

YB_PINWIRE3

BYP_BOUNCE1

BX_PINWIRE0

Figure 13.2: A route in the FPGA

13.2

CacheRouter
The CacheRouter uses a cache of routes to route the Nets. For the routed Net

discussed in the previous section, the route would be available in the cache and when the
CacheRouter would start routing, it would load the cache of routes to ﬁnd the route needed.
The following subsections will discuss how the cache of routes was created and how
the routes are found in the cache while routing.
13.2.1

Creating the Cache of Routes
To create the cache of routes, a router and a list of routes was needed. The hard

macros were carefully studied to create the list of routes needed and the HMFlow maze
router [10] was used to create the routes for the cache.
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When creating the list of routes, it was decided that to make this cache router work
for diﬀerent types of primitives for future research, the routes would start in the switch box
connected to the outpin (source pin) and would end in the switch box connected to the inpin
(sink pin). The advantage of saving switch box to switch box routes instead of outpin to
inpin routes was that the pin names are diﬀerent for diﬀerent primitives, but all the switch
boxes are the same. With diﬀerent pin names, similar routes would need to be created for
diﬀerent primitives and that would increase the cache size, which would increase the cache
load time and the time to ﬁnd a route. This thesis only discusses conﬁguration of Slicel and
Slicem primitives, but this router can be used to route other types of primitives for future
research. The cache router, after ﬁnding a route from the cache, would add the Wires needed
to go from the outpin to the switch box and from the switch box to the inpin. To enable
switch box to switch box routing, the HMFlow router had to be modiﬁed.
The HMFlow router had to be modiﬁed to route the Nets from a switch box to a
switch box. Originally the HMFlow router started its routing with a Node, which was created
by the Tile of the outpin and the Wire connected to the outpin. The router also created
an end Node based on the inpin’s Tile and the Wire connected to the inpin. The router
had to be modiﬁed such that instead of creating the Nodes from the outpin and the inpin,
it would accept the Nodes as parameters. The Nodes sent to the router will be located in
switch boxes. To start creating the routes a list of out Nodes and in Nodes was created as
discussed in the next paragraph.
For all the hard macros except state machines, the list of routes needed were predetermined. The Nodes were created using the switch box Wire corresponding to the Slice
inpin or outpin and the switch box Tile. Appendix A shows the mapping between the Slice
pins and the corresponding switch box Wires.
For state machines, the routing needed cannot be predetermined; therefore, the cache
of routes would need the routes from all the LUT outpins of a Slice to all the LUT inpins of
the same or a diﬀerent Slice. The routes have to go in diﬀerent directions covering diﬀerent
number of switch boxes. A distance two cache of routes is shown in Figure 13.3, which
contain routes that travel up to two switch boxes in all directions.
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Figure 13.3: A distance 2 cache of routes

For a route between an out Node and an in Node, multiple diﬀerent paths were created
so that there would be more than one routing option for any route as shown in Figure 13.4.
The routes are organized before being saved to a ﬁle. The routes are organized
according to their start and end Wire names and the distance between them. The distance
is calculated in terms of the number of Tiles required to get to the end Tile. In Figure 13.4,
the distance is 2 Tiles in positive X direction, which includes the CLB Tile containing the
Slices between the two switch boxes and the end switch box Tile as shown in Figure 13.5.
To calculate these distances in terms of Tiles, Xilinx provides row and column numbers to
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Switch Box Wire From: HALF_OMUX_TOP1
Switch Box Wire To: IMUX_B1
Distance X: +2 tiles
Distance Y: 0 tiles
Route Option 1:
pip INT_X7Y66 BOUNCE1 -> IMUX_B1 ,
pip INT_X7Y66 E2BEG4 -> BOUNCE1 ,
pip INT_X7Y66 OMUX_E8 -> E2BEG4 ,
pip INT_X6Y66 HALF_OMUX_TOP1 -> OMUX8 ,
Route Option 2:
pip INT_X7Y66 BYP_BOUNCE7 -> IMUX_B1 ,
pip INT_X7Y66 BYP_INT_B7 -> BYP_BOUNCE7 ,
pip INT_X7Y66 OMUX_E13 -> BYP_INT_B7 ,
pip INT_X6Y66 HALF_OMUX_TOP1 -> OMUX13 ,
Route Option 3:
pip INT_X7Y66 BYP_BOUNCE2 -> IMUX_B1 ,
pip INT_X7Y66 BYP_INT_B2 -> BYP_BOUNCE2 ,
pip INT_X7Y66 BYP_BOUNCE1 -> BYP_INT_B2 ,
pip INT_X7Y66 BYP_INT_B1 -> BYP_BOUNCE1 ,
pip INT_X7Y66 E2MID6 -> BYP_INT_B1 ,
pip INT_X6Y66 OMUX9 -> E2BEG6 ,
pip INT_X6Y66 HALF_OMUX_TOP1 -> OMUX9 ,

Figure 13.4: Diﬀerent route options between two wires

every Tile as shown in Figure 13.5. Subtracting the column and row numbers of any two
Tiles, the number of Tiles between them in X and Y direction can be found. The distance
for the route from Figure 13.4 and Figure 13.5 can be calculated as:

Distance Xtiles = (T ileend Column − T ilestart Column)

(13.1)

= 15 − 13

(13.2)

= +2

(13.3)

and

Distance Ytiles = (T ileend Row − T ilestart Row)

(13.4)

= 33 − 33

(13.5)

=0

(13.6)

80

Row: 33
Col: 11

Sbox
INT_X5Y66

Row: 33
Col: 12

CLB
CLB_X5Y66

Row: 33
Col: 13

Sbox
INT_X6Y66

Row: 33
Col: 14

Row: 33
Col: 15

CLB
CLB_X6Y66

Sbox
INT_X7Y66

Row: 33
Col: 16

CLB
CLB_X7Y66

Row: 33
Col: 17

Row: 33
Col: 18

Sbox
INT_X8Y66

CLB
CLB_X8Y66

Figure 13.5: Tile locations with a route

In certain cases, even though the route travels only to the next switch box to the
right, the X distance can be more than 2 due to the presence of other types of Tiles between
the two switch boxes, for which routes are created and saved under the same start and end
Wire name, but a diﬀerent distance index. Also, when traveling up or down by 1 switch box,
the distance Y is usually 1 as the next Tile up or down usually is the end switch box, but in
certain cases there might be other types of Tiles between the switch box Tiles and in those
cases distance Y will be more than 1 and separate routes created for those cases.
Several route options are then saved under each start and end Wire distance index.
The route options saved in the ﬁle contain the Wire names and their X and Y location
oﬀsets in the FPGA. The Wire location oﬀsets are same as that of the Tile locations (Tile
row and column number) to which the Wire is connected. The Wire X oﬀset is the Tile
column number and the Wire Y oﬀset is the Tile row number. After loading the cache
during routing, the Tile and the Wire objects required to create the PIPs are recreated
using the Wire X and Y location oﬀsets. During routing, the route Wires are also relocated
to the location where the Net needs to be routed.
The ﬁle size for the cache of routes increased with increasing number of routes and
with that the load time for the cache also increased. To reduce the load time, the amount
of information saved was reduced by compressing the ﬁle. With less information to be read,
the cache load time decreased. The load time for diﬀerent cache of routes is mentioned in
Table 13.1.
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Table 13.1: Diﬀerent cache of routes and their load times

Cache
CacheOfRoutesSimplest

Modules Supported
Adders, subtracters, addsub
blocks, counters, accumulators, logical gates, and delay
blocks
CacheOfRoutesMultiplier
Multipliers, Adders, subtracters,
addsub
blocks,
counters,
accumulators,
logical gates, and delay blocks
CacheOfRoutesStateMachines State Machines with routes extending maximum of up to 2
switch boxes

13.2.2

Load Time (ms)
0.3

8.1

59.3

Finding a Route
The CacheRouter loads the cache of routes to route a hard macro. The cache is

loaded in memory and a Hash Map is created. The key to the Hash Map is formed by the
end Wire name, the start Wire name, and the distance (Xtiles and Ytiles ) between them. The
values to the key in the Hash Map are the diﬀerent route options containing the diﬀerent
Wire names and their location oﬀsets. The Hash Map is called cacheOfSavedRoutes and is
shown in Figure 13.6. During routing, cacheOfSavedRoutes is searched for routes.

Wire From Name: HALF_OMUX_TOP1
Wire To Name: IMUX_B1
X(tiles): +2
Y(tiles): 0

Option #1

Start Wire (row, col), End Wire (row, col)
BOUCE1 (33,15), IMUX_B1 (33,15)
E2BEG4 (33,15), BOUNCE1 (33,15)
OMUX_E8 (33,15), E2BEG4 (33,15)
HALF_OMUX_TOP1 (33,13), OMUX8 (33,13)

Option #2

BYP_BOUCE7 (33,15), IMUX_B1 (33,15)
BYP_INT_B7 (33,15), BYP_BOUNCE7 (33,15)
OMUX_E13 (33,15), BYP_INT_B7 (33,15)
HALF_OMUX_TOP1 (33,13), OMUX13 (33,13)

Option #3

BYP_BOUCE2 (33,15), IMUX_B1 (33,15)
BYP_INT_B2 (33,15), BYP_BOUNCE7 (33,15)
BYP_BOUNCE1 (33,15), BYP_INT_B2 (33,15)
BYP_INT_B1 (33,15), BYP_BOUNCE1 (33,15)
E2MID6 (33,15), BYP_INT_B1 (33,15)
OMUX9 (33,13), E2BEG6 (33,13)
HALF_OMUX_TOP1 (33,13), OMUX9 (33,13)

Figure 13.6: CacheOfSavedRoutes
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During routing, the CacheRouter accepts a hard macro and routes every Net that has
an inpin (sink pin) and an outpin (source pin). Nets that do not have inpins or an outpin
cannot be routed, but will be later routed by HMFlow after addition of the pins or IOBs by
the HMFlow Stitcher. For each Net the CacheRouter goes through each inpin and routes
them to the outpin. When routing, a route is found from the cacheOfSavedRoutes Hash
Map using the switch box start Wire, the switch box end Wire, and the X distance (Xtiles )
and the Y distance (Ytiles ) between the input switch box and the output switch box as shown
in Figure 13.7.

1: Unrouted Net

net “netName" ,
outpin “instanceNameOut" F4 ,
inpin “instanceNameIn" XMUX ,
;

2: Switch Box Wires

F4 Pin : IMUX_B1 Wire (from Appendix A)
XMUX Pin : HALF_OMUX_TOP1 Wire (from Appendix A)

3: Distance X & Y

Switch Box Tile for the Inpin: INT_X25Y31 (Column 52, Row 73)
Switch Box Tile for the Outpin: INT_X24Y31 (Column 50, Row 73)
Distance X (tiles) = (Inpin Switch box Tile Column – Outpin Switch box Tile Column )
= 52 – 50
= +2
Distance Y (tiles) = (Inpin Switch box Tile Row – Outpin Switch box Tile Row )
= 73 – 73
= 0

4: Route from Cache

The route from HALF_OMUX_TOP1 to IMUX_B1 with distance X of +2 and
distance Y of 0 was found in the cache

Figure 13.7: The steps in ﬁnding a route from the cache

If the route exists in the Hash Map, the route is relocated from the location where it
was originally created during the cache of route creation to the location needed as shown in
Figure 13.8. The CacheRouter after relocating the Wires, goes through each of the routing
options to see which one can be used. A route can be used if none of its Wires have been
used previously by some other routes. If any of the Wires has been used before, the router
looks for another routing option. When a route containing unused Wires is found, it creates

83

a PIP for every start and end Wire. If the router has checked for all the routing options and
cannot ﬁnd any route with unused Wires, it will fail to route that Net. Later, the HMFlow
router will be able to route the unrouted Nets.

Relocate the route

Row & Column of the Input (end) Tile of the saved route: (33,15)
Row & Column of the Input (end) Tile of the Net being routed: (73, 52)
Relocation Distance X = 52 – 15= 37
Relocation Distance Y = 73 – 33= 40
Relocation of the Tiles and Wires by modifying the location (Row, Column) :
Relocated Locations (Row, Column)
(33 + 40 = 73, 15 + 37 = 52)
(33 + 40 = 73 , 15 + 37 = 52)
(33 + 40 = 73 , 15 + 37 = 52)
(31 + 40 = 71 , 13 + 37 = 50)

Relocated Tiles & Wires of the Route
INT_X25Y31 BOUNCE1
INT_X25Y31 E2BEG4
INT_X25Y31 OMUX_E8
INT_X24Y31 HALF_OMUX_TOP1

-> IMUX_B1 ,
-> BOUNCE1 ,
-> E2BEG4 ,
-> OMUX8 ,

Figure 13.8: Relocation of a route

Routing a Rats Nest which contains multiple inpins and 1 outpin is similar to the
above process, except the input Nodes for the several inpins can share Wires among them to
get to the output Node. The only diﬀerence in the routing process explained in the previous
paragraph is that each input Node’s routing Wires are not saved separately. The routing
Wires are only marked as used once all the input Nodes of that Net has been routed because
some of the Wires can be reused within the same Net while routing the diﬀerent input Nodes
to the output Node.
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Chapter 14
Test Results
Several tests were conducted to check the functionality of the hard macros generated
by XdlCoreGen and the speedup gained by using XdlCoreGen over Xilinx’s System Generator
in creating the hard macros. The tests were run on a system having Intel Core 2 Duo CPU
running at 2.66 GHz and having 3.5 Gb of RAM. The system was running Windows XP
operating system with service pack 3. The tests and their results are described in this
chapter.
The validation process is mentioned in section 14.1. XdlCoreGen was able to reduce
the hard macro creation time for HMFlow. The overall speedup in creating each of the
hard macros supported by XdlCoreGen over System Generator is discussed in section 14.2.
Section 14.3 describes the routing results using the CacheRouter.
14.1

Validation of Hard Macros
The hard macros created by XdlCoreGen were validated using Xilinx tools. To val-

idate the hard macros generated, they are converted to VHDL based designs so that they
can be simulated. XdlCoreGen with HMFlow creates the routed and placed design in XDL
format. Xilinx provides the XDL tool to convert the design from XDL format to NCD format using the command “xdl -xdl2ncd hardMacro.xdl hardMacro.ncd”. The design in the
NCD format is converted to a VHDL ﬁle using Xilinx’s Netgen tool and command “netgen
-w -sim -ofmt hardMacro.ncd”. The VHDL ﬁle generated contains HDL descriptions of all
the Xilinx primitives connected together. Xilinx provides Simprim simulation libraries to
simulate the VHDL ﬁle using Modelsim simulator.
Each of the hard macros with diﬀerent bit widths, binary points, and parameter
options were validated as shown in Table 14.1.
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Table 14.1: The hard macros of diﬀerent sizes with diﬀerent parameters that were validated

Type

Parameters
(6A1: Input A bit width 6 with binary pt. at 1)

Adder,
Subtractor,
AddSub

6A0
6A0
6A3
1A0

Multiplier

4A3 4B2 12Out4, 4A3 4B2 4Out0, 4A3 4B2 15Out7 Signed,
4A2 4B1 3Out1 Signed, 2A0 2B0 2Out0 Signed, 1A0 1B0 1Out0 Signed

Counter

7Out0
7Out2
1Out0
7Out2
7Out2
7Out2

UpCount Step1, 7Out2 UpCount Step3,
UpCount Step1 Signed, 2Out0 UpCount Step1 Signed,
UpCount Step1 Signed, 15Out5 DnCount Step3,
DnCount Step30, 7Out2 DnCount Step1 Signed ChipEnabled,
UpDnCount Step3 Signed, 6Out3 UpDnCount Step1 Signed,
UpDnCount Step3 Signed InitialValue0.2

Accumulator

7Out0
7Out4
7Out0
2Out0

Add ChipEnabled, 7Out4 Add, 7Out4 Add Signed,
Add LoadPort Signed, 7Out4 Sub LoadPort Signed,
AddSub LoadPort Signed, 7Out4 AddSub LoadPort Signed,
AddSub Signed, 1Out0 AddSub Signed

Delay

1Bit Latency7, 2Bit Latency16, 3Bits Latency17, 3Bits Latency25,
3Bits Latency32, 3Bits Latency33, 4Bits Latency40, 3Bits Latency96,
3Bits Latency97, 4Bits Latency128

Logical Gates

4Bits NAND, 4Bits NAND Latency1 ChipEnabled, 8Bits NAND,
4Bits AND, 4Bits OR, 4Bits NOR, 4Bits XOR, 16Bits XOR

State Machine

Mealy 3states, Mealy 6states, Moore 6states

6B0
6B0
5B1
1B0

6Out0, 6A0 6B0 8Out0, 6A0 6B0 6Out0 Signed,
8Out0 Signed, 6A1 5B4 7Out2 Signed, 6A1 5B4 7Out2 Signed
7Out0 Signed, 6A4 5B2 7Out5 Signed Latency1 ChipEnabled
2Out0 Signed, 2A0 2B0 2Out0 Signed
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14.2

Overall Speedup
Tests were conducted to check XdlCoreGen’s performance by creating the hard macros

supported by XdlCoreGen. The hard macros were ﬁrst created by HMFlow using System
Generator and then they were created by HMFlow using XdlCoreGen. The time taken for
creating the hard macros and the speedup over System Generator is shown in Table 14.2.
From Table 14.2, the speedup provided by XdlCoreGen over System Generator to create the
hard macros is signiﬁcant.

Table 14.2: The overall speedup

Type
AddSub
AddSub
AddSub
Accumulator
Accumulator
Accumulator
Counter
Counter
Counter
Multiplier
Multiplier
Multiplier
Multiplier
Multiplier
Delay (latency of 35)
Delay (latency of 64)
Delay (latency of 100)
Logical (5 input NAND)
Logical (5 input NAND)
Logical (5 input NAND)
State Machine (3 states)

Bit Width
4
8
16
4
8
16
4
8
16
4
8
12
14
16
4
8
16
4
8
16
n/a

SysGen (s)
78.200
78.237
78.253
78.770
78.772
78.781
78.508
78.534
78.533
79.047
78.703
78.703
78.703
79.015
78.653
78.423
78.817
76.047
77.032
76.5
76.547
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XCGen (s)
0.016
0.016
0.017
0.020
0.021
0.021
0.020
0.021
0.022
0.026
0.028
0.064
0.067
0.072
0.015
0.016
0.016
0.017
0.017
0.018
0.073

Speedup
4887
4890
4603
3938
3751
3751
3925
3739
3569
3040
2810
1230
1174
1097
5243
4901
4926
4473
4531
4250
922

14.2.1

Addsub, Logical, and Delay
From Table 14.2, XdlCoreGen took very little time to generate the addsub hard

macros as compared to System Generator. The distribution of time among the several tasks
executed to create the 16 bit addsub hard macro is shown in Figure 14.1. As can be seen,
the most time consuming task was to conﬁgure the Slicels. Since this design had only one
addsub block, the conﬁguration time is a signiﬁcant overhead. A conventional design might
have more addsub, adder, subtracter, counter, and accumulator blocks and as they all use
the same conﬁgured Slicels, the conﬁguration time will be distributed among all of them.
The previous ﬁgure had a category called “others” and it includes time spent to parse
the parameters and setup XdlCoreGen to create the type of macro needed.
The time taken slightly increased with increasing number of bit widths, but the
change was not big enough to signiﬁcantly aﬀect the high speedup. The little time diﬀerence
between addsub blocks of diﬀerent sizes was due to the minute increment of fractions of a
millisecond each in the time taken to add and place the additional Slicels, and route the
additional carry chain Nets as can be seen from Figure 14.1.

18
16

Time (mi
(milliseconds)

14
12
Routing
10

Net Creation Time
Placement

8

Slice Addition Time
Configured Logic

6

Load Cache of Routes
Others

4
2
0
Addsub 4 bit

Addsub 8 bit

Addsub 16 bit

Hard Macro Type

Figure 14.1: The time taken by diﬀerent steps in XdlCoreGen tool to create addsub hard
macros
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The creation of the delay hard macro also had a high speedup and the time taken by
diﬀerent tasks is also similar to the addsub hard macro, except the time taken to conﬁgure
the Slicems was less as there were fewer number of conﬁgurations. The creation time did
increase slightly with increasing input bit width, but the increase can again be attributed
to the slight increase in addition of Slicems, placement, and routing time for the additional
resources.
The logical hard macro is also similar to the addsub block in terms of time consumption by diﬀerent tasks, except it did not need any conﬁgured Slicels from the Logic class. The
total time taken to create the hard macro is still similar to the creation time of an addsub
hard macro as the Slicels had to be conﬁgured in the Logical module generator class.
14.2.2

Accumulators and Counters
From Table 14.2, XdlCoreGen also took very little time to generate the accumulator

and counter hard macros as compared to System Generator. The time taken to load the
cache of routes was same as that of an addsub hard macro as they both use the same cache of
routes. Accumulators and counters also share the same conﬁgured Slicels, except the counter
with a load port had to conﬁgure the load decision Slicels and took marginally more time
than accumulators and addsub blocks.
Similar to the addsub block, time is taken to conﬁgure the Slicels was still the most
time consuming step, as shown in Figure 14.2. Unlike the addsub blocks, the router had to
route the feedback Nets. This took a fair portion of the time as shown in the same ﬁgure
14.2 for a 16 bit accumulator.
Across diﬀerent bit widths, the little increment in time consumption again can be
attributed to the increase in the time taken to add the additional resources and can be seen
in Figure 14.2.
14.2.3

Multiplier
From Table 14.2, multipliers took more time to be generated as compared to other

hard macro blocks, but still had a speedup over System Generator.
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Figure 14.2: The time taken by diﬀerent steps in XdlCoreGen tool to create accumulator
hard macros

Multipliers take more time partly due to the larger size of the cache of routes that
is loaded and partly due to the routing requirement. The Table 13.1 in routing chapter
discusses the cache of routes and its loading time. As the bit widths increase, the Slicel
requirement increases and so does the time to add the Slicels. For an n-bit array multiplier,
n2
2

Slicels are needed as compared to only

n
2

Slicels needed for an adder of the same size. In

multipliers, since there are more Slicels, more Nets are required to interconnect them, which
increases the routing time signiﬁcantly. The time distribution among various tasks executed
is shown in Figure 14.3.
14.2.4

State Machine
From Table 14.2, the state machine created by the State Machine class was created

much faster than System Generator.
The generation process of the state machine did take more time than other hard
macros and that was primarily due to the increased load time of 59 milliseconds for the the
cache of routes that it needs. The increase in the load up time is due to the increased cache
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Figure 14.3: The time taken by XdlCoreGen tool to create multiplier hard macros

size as it contains more routes as discussed in the Routing chapter. The time distribution is
shown in Figure 14.4.
14.3

Routing Results
The router discussed in Chapter 13 was used to route all the XdlCoreGen created

hard macros discussed in Table 14.2 including the state machine. This section discusses the
routes that were found, the limitations, and the speedup.
14.3.1

Routes Found
The CacheRouter was able to route all the hard macros discussed in Table 14.2 and

created by XdlCoreGen.
The addsub blocks only had the carry chain Nets that connected the CIN with the
COUT pin of the adjacent Slicels along a column. The accumulator hard macros had the
feedback paths that needed to be routed. Similarly the counter had feedback paths, but
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Figure 14.4: The time taken by diﬀerent steps in XdlCoreGen tool to create a State Machine
hard macro

since the counter had a load port, the feedback path started from a load decision Slicel. The
counters also had a route that connected the adder conﬁgured Slicel to the load decision
Slicel. The routes needed for the accumulator and the counter hard macros were located
within the same switch box. These routes were found in “cacheOfRoutesSimplest” cache ﬁle.
The Logical gate hard macros needed routes that connected the LUTG result to the
LUTF. This route needed was located within the same switch box. These routes were found
in “cacheOfRoutesSimplest” cache ﬁle.
The Delay hard macro had the shift chain Nets that needed to be routed with one
PIP each. The Delay hard macro also had routes that connected two adjacent Slicems in two
diﬀerent CLBs along a column. These routes were also found in “cacheOfRoutesSimplest”
cache ﬁle.
The multiplier had the most number of Nets to be routed. Most of these Nets had
to travel to the right to the adjacent Slicel in the same CLB or in the next CLB. Some of
these Nets had to travel two switch boxes as the next column of primitives was RAMB16s.
These routes were found in “cacheOfRoutesMultiplier” cache ﬁle.
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The state machine also found the routes in the cache. Many of the Nets had multiple
inpins, which are called “rats nest”, also found the routes from the cache. These routes were
found in “cacheOfRoutesStateMachines” cache ﬁle.
14.3.2

Router Limitations
The CacheRouter does have its limitations. The CacheRouter depends on the cache

for the routes and if the design is big with non-uniform routing, the cache might not contain
the route or even if the route is available in the cache, the route wires might have been used
before by another route.
Although the CacheRouter was able to route the state machine mentioned previously,
there will be cases where the CacheRouter will fail and a conventional router has to route
the unrouted Nets.
14.3.3

Routing Speedup
The router was able to route all the Nets within the hard macro and the speedup over

the conventional Xilinx router and the simple maze router used by HMFlow is discussed in
this section.
The Nets within a macro contain an inpin and an outpin. The Nets that did not
have an inpin or an outpin were used by the HMFLow Stitcher later in the HMFlow process
to connect them to IOBs and were routed by the HMFlow router. Since the CacheRouter
only routed the Nets within the macro, to do a fair comparison the Xilinx and the HMFlow
router was also made to route only those Nets. The HMFlow router does not call the HMFlow
Sticther and only routed the Nets within the hard macro. To have the Xilinx router also
route only the Nets within the macro, an XDL ﬁle of the hard macro was saved and converted
to NCD format using Xilinx XDL tool, which was then handed over to the Xilinx router.
The Xilinx router was called by using command “par -p -ol std ﬁle.ncd outputFile.ncd”,
where the “-p” option indicates the router to use existing placement of the primitives and
the “-ol std” option indicates the router to use the standard process.
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The results are shown in Table 14.3. The hard macro type is mentioned followed by
a number, indicating diﬀerent sizes. The sizes of the hard macros are mentioned in Table
14.2.

Table 14.3: The routing speedup

Hard
Type

Macro

Addsub1
Addsub2
Addsub3
Accum1
Accum2
Accum3
Counter1
Counter2
Counter3
Multiplier1
Multiplier2
Multiplier3
Logical1
Logical2
Logical3
Delay1
Delay2
Delay3
State Machine

Number Xilinx
of Nets Time
Routed (ms)

HMFlow
Router
Time
(ms)

Cache
Router
Time
(ms)

Speedup
Over
Xilinx
Router

1
3
7
5
11
23
9
19
39
16
80
352
4
8
16
1
2
3
62

18.1
18.2
18.1
18.3
18.1
18.2
18.2
18.1
18.1
18.2
20.1
48.0
18.3
18.3
18.4
18.1
18.1
18.2
19.3

2.2
2.2
2.3
2.9
3.3
3.7
3.0
3.3
4.0
11
12.3
51.4
2.4
2.9
3.6
2.3
2.3
2.3
62.3

1351.35
1339.28
1321.58
1052.63
898.20
808.63
990.10
900.90
750.00
272.72
243.90
58.36
1276.60
1276.59
1153.84
1333.33
993.37
783.28
48.12

3000.0
3000.0
3000.0
3000.0
3000.0
3000.0
3000.0
3000.0
3000.0
3000.0
3000.0
3000.0
3000.0
3000.0
3000.0
3000.0
3000.0
3000.0
3000.0

Speedup
Over
HMFlow
Router
8.16
8.13
7.98
6.42
5.42
4.91
6.01
5.44
4.52
1.65
1.63
0.93
7.79
7.79
7.06
8.05
5.99
4.75
0.31

From Table 14.3, the CacheRouter was able to speedup the routing process in all
cases when compared with Xilinx’s router and in most cases when compared with HMFlow’s
simple maze router.
The CacheRouter took the lowest amount of time to route the addsub hard macros
as the macros have carry chain Nets that contain only one PIP each. The CacheRouter took
the most time to route the state machines and the multipliers.

94

The CacheRouter had very high speedups against Xilinx’s router. Xilinx’s router is
a conventional router that is designed to route bigger designs. Xilinx’s router always took 3
seconds to route these relatively small designs as that was the lowest possible time that the
router can execute any routing task.
The CacheRouter in most cases had a speedup when compared against HMFlow’s
simple maze router. However, in certain cases the CacheRouter was slower than HMFlow’s
maze router. In the case of bigger multipliers and state machines, the HMFlow router was
faster.
The CacheRouter has to complete a series of tasks for each Net to be routed, which
consumes time. During cache routing, the diﬀerent routing options have to be read from
the cache of routes. Oﬀsets have to be added to relocate the route to the correct location as
needed. After the route has been relocated, each of the wires has to be checked to see if any
of those wires have been previously used. For the HMFlow router, routing 80 Nets for a 8
bit multiplier only took about 2 milliseconds more over routing 16 Nets for a 4 bit multiplier
as compared to the CacheRouter that took 7.6 milliseconds more. The CacheRouter was
still able to have a speedup in most cases, but in the case of a 16 bit array multiplier with
about 352 Nets to route, the additional tasks the CacheRouter needs to perform took more
time and the HMFlow router was faster as shown in Figure 14.5.
The CacheRouter was designed to route the hard macros of conventional sizes fast.
The 16 bit multiplier is an exception as it uses about 200 slices, which is almost 1.4% of
a fairly large FPGA like a Virtex4 SX35. A conventional design would not use such a big
array multiplier using Slicels; therefore, the CacheRouter will be faster to route most of the
hard macros.
The state machine took lot of time to route primarily due to the large load time for
its cache of routes. If the load up time for the cache is not considered, the Cache Router
would be faster than HMFlow router by 6.4 times.
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Figure 14.5: The routing times for diﬀerent number of nets (all hard macros were of multiplier
type)
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Chapter 15
Final Demo
A design was created using the hard macros generated by XdlCoreGen to further
validate XdlCoreGen. The design is shown in Figure 15.1 and is a soda machine dispenser.
It accepts quarter and dollar coins and provides a soda can when it accumulates $1.25. The
machine also calculates the change required. This design contains a 6 state Mealy state
machine to control the operation ﬂow. It also contains two 8 bit signed accumulators, three
4 bit unsigned counters, one 8 bit signed counter, two 8 bit signed adders, one 8 bit signed
subtracter, a logical block for an OR gate, and two small state machines to debounce the two
inputs. It also contains some relational blocks and some MUX blocks, which XdlCoreGen
does not generate. The MUX and the relational blocks were available in the HMFlow cache
when the design was created with System Generator and when the design was created using
XdlCoreGen.
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Figure 15.1: The soda machine design
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The design was validated on a Virtex4 SX35 FPGA. XdlCoreGen only took 125
milliseconds to generate the blocks compared to 648922 milliseconds required by System
Generator to generate the blocks. XdlCoreGen was 5191 times faster in creating the hard
macros.
Apart from generating the hard macros, some additional time was also spent stitching,
placing, and routing the hard macros by HMFlow. When XdlCoreGen was used to generate
the blocks, the total time required by HMFlow was 1547 milliseconds, compared to 650375
milliseconds when XdlCoreGen was not used to generate the blocks. XdlCoreGen was able
to speedup the entire HMFlow process 421 times.
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Chapter 16
Conclusion
The high compilation time of a conventional tool to create circuits on the FPGA
can be reduced by using HMFlow, which uses pre-compiled hardware modules called hard
macros. HMFlow needs the hard macros to be created initially and XdlCoreGen tool can
reduce the hard macro generation time over a conventional compilation tool by using Xilinx
Design Language (XDL). Xilinx Design Language (XDL) can be used to directly build fully
placed and routed circuits on the FPGA.
This thesis described the XdlCoreGen JAVA package and how each of the classes
work together to create the conﬁgured primitives in XDL, to interconnect them, place them,
and route them.
This thesis also presented the results using XdlCoreGen tool in the results chapter.
From the results chapter of this thesis, a tool like XdlCoreGen can reduce the compilation
time signiﬁcantly to build hard macros very quickly, thus reducing the compilation time to
build a design using those hard macros.
This thesis also described a new routing methodology that can be used to route the
generated hard macros very quickly. From the routing chapter of this thesis, a cache based
router can be built that routes the hard macros with uniform routing very quickly using
routes from the cache instead of using a conventional router that is built to route bigger
designs. From the results chapter of this thesis, the cache based routing approach can also
be used for nonuniform hard macros like state machines, but the cache load time would
reduce the speedup signiﬁcantly.
This thesis did contribute in describing a hard macro generator called XdlCoreGen
that can quickly generate the hard macros and also discussed a cache based routing methodology. This thesis discussed the diﬀerent System Generator parameters that the hard macro
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generator can support, thus making it more user friendly. This thesis also described the
JAVA classes in detail which provides a framework to conﬁgure the FPGA primitives in
XDL to create more hard macros.
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Appendix A
Pin to Switch Box Wire Map

Table A.1: This table shows the pin to wire map for Slicel top

Pin Name
Y
YB
YQ
X
XB
XQ
YMUX
XMUX
G4
G3
G2
G1
F4
F3
F2
F1
BY
BX

Wire Name
BEST LOGIC OUTS7
HALF OMUX TOP7
SECONDARY LOGIC OUTS7
BEST LOGIC OUTS3
HALF OMUX TOP5
SECONDARY LOGIC OUTS3
HALF OMUX TOP3
HALF OMUX TOP1
IMUX B23
IMUX B22
IMUX B21
IMUX B20
IMUX B31
IMUX B30
IMUX B29
IMUX B28
BYP INT B3
BYP INT B7
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Table A.2: This table shows the pin to wire map for Slicel bottom

Pin Name
Y
YB
YQ
X
XB
XQ
YMUX
XMUX
G4
G3
G2
G1
F4
F3
F2
F1
BY
BX

Wire Name
BEST LOGIC OUTS5
HALF OMUX BOT7
SECONDARY LOGIC OUTS5
BEST LOGIC OUTS1
HALF OMUX BOT5
SECONDARY LOGIC OUTS1
HALF OMUX TOP3
HALF OMUX BOT1
IMUX B4
IMUX B5
IMUX B6
IMUX B7
IMUX B12
IMUX B13
IMUX B14
IMUX B15
BYP INT B1
BYP INT B5

Table A.3: This table shows the pin to wire map for Slicem top

Pin Name
Y
YB
YQ
X
XB
XQ
YMUX
XMUX
G4
G3
G2
G1
F4
F3
F2
F1
BY
BX

Wire Name
BEST LOGIC OUTS6
HALF OMUX TOP6
SECONDARY LOGIC OUTS6
BEST LOGIC OUTS2
HALF OMUX TOP4
SECONDARY LOGIC OUTS2
HALF OMUX TOP2
HALF OMUX TOP0
IMUX B19
IMUX B18
IMUX B17
IMUX B16
IMUX B27
IMUX B26
IMUX B25
IMUX B24
BYP INT B6
BYP INT B2
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Table A.4: This table shows the pin to wire map for Slicem bottom

Pin Name
Y
YB
YQ
X
XB
XQ
YMUX
XMUX
G4
G3
G2
G1
F4
F3
F2
F1
BY
BX

Wire Name
BEST LOGIC OUTS4
HALF OMUX BOT6
SECONDARY LOGIC OUTS4
BEST LOGIC OUTS0
HALF OMUX BOT4
SECONDARY LOGIC OUTS0
HALF OMUX BOT2
HALF OMUX BOT0
IMUX B0
IMUX B1
IMUX B2
IMUX B3
IMUX B8
IMUX B9
IMUX B10
IMUX B11
BYP INT B4
BYP INT B0

105

